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sign (CAD) tools in order to meet its demandfor high performanceand strin-
genttime-to-market requirements.However, practicalapplicationof state-of-the-
art CAD tools is severely limited by thesheersizeof thedesignsizes.Therefore,
anappropriatemethodologythatexploits theinherentmodularstructurewithin the
complex designs,is desired. This dissertationproposessucha methodologythat
is usefulwith a varietyof CAD tools in designverificationandmanufacturingtest
generation.
Functionaltestgenerationusingsequentialautomatictestpatterngeneration
(ATPG) tools is extremelycomputationintensive andproducesacceptableresults
only on relatively smalldesigns.Therefore,hierarchicalapproachesarenecessary
to reducethe ATPG complexity. A promisingapproachwaspreviously proposed
in which individualmodulesin a designaretargetedoneat a time,usinganad-hoc
abstractionfor the reminderof the designderived from its register-transferlevel
viii
(RTL) model.Basedon this approach,anelegantanda systematicapproachbased
on “programslicing”, thatallows it to bescalablefor large designs,is developed.
The theoreticalbasisfor applying programslicing on hardware descriptionlan-
guages(HDLs) is established,anda tool calledFACTORhasbeenimplementedto
automatetheapproachfor testgenerationandtestabilityanalysis.
Designverificationrequiresexploring the completedesignspaceto ensure
the correctnessof the design. A proof-by-contradictionapproachcalledbounded
modelchecking(BMC) hasbeenproposed,whichutilizessatisfiability(SAT) capa-
bilities to findcounterexamplesfor temporalpropertieswithin aspecifiednumberof
time steps.Theproposedschemeharnessesthepowerof sequential-ATPGtoolsto
usestructuralinformationof a hardwaredesign,to performBMC moreefficiently.
Thisapproachhasbeenfurtheraugmentedby theHDL slicingmethodologyfor test
generation,to acceleratetheverificationmethodology.
Symbolicsimulationusessymbolsratherthanactualvaluesfor simulating
a hardwaredesign,so that the responsesto a classof valuescanbecomputedand
checkedfor correctnessin asinglerun. Theeffectivenessof thisapproachhasbeen
incorporatedinto a powerful verificationmethodology, calledsymbolictrajectory
evaluation(STE),to verify propertiesof boundedstatesequences,intermixedwith
propertiesof invariantbehavior. Assertionsaredescribedin a limited form of tem-
porallogic andaresymbolicallyvalidatedagainsthedesignunderverification.The
HDL slicing tool, FACTOR, hasbeenappropriatelyappliedto speedup theverifi-






List of Tables xiii
List of Figures xiv
Chapter 1 Intr oduction 1
1.1 ManufacturingTestGeneration. . . . . . . . . . . . . . . . . . . . 2
1.2 DesignVerification . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.2.1 BoundedModelChecking . . . . . . . . . . . . . . . . . . 7
1.2.2 SymbolicTrajectoryEvaluation . . . . . . . . . . . . . . . 8
1.3 Organizationof theDissertation . . . . . . . . . . . . . . . . . . . 9
Chapter 2 HDL Slicing 11
2.1 BasicDefinitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2 HDL Slicing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3 TamingDesignComplexity . . . . . . . . . . . . . . . . . . . . . . 18
2.4 HierarchicalSlicing . . . . . . . . . . . . . . . . . . . . . . . . . . 23
x
2.5 Coneof InfluenceReduction . . . . . . . . . . . . . . . . . . . . . 25
Chapter 3 TestGenerationusingSlicing 27
3.1 PIERs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3.2 FACTOR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.3 Complexity Analysis . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.4 ExperimentalResults . . . . . . . . . . . . . . . . . . . . . . . . . 37
Chapter 4 Fundamentalsof BoundedProperty Checking 43
4.1 ModelChecking. . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
4.2 BoundedModelChecking . . . . . . . . . . . . . . . . . . . . . . 47
4.3 SymbolicTrajectoryEvaluation . . . . . . . . . . . . . . . . . . . 49
4.3.1 TrajectoryFormulas . . . . . . . . . . . . . . . . . . . . . 49
4.3.2 Assertions. . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Chapter 5 ATPG-BasedProperty Checking 52
5.1 ProposedApproach . . . . . . . . . . . . . . . . . . . . . . . . . . 53
5.2 PropertyMonitors . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
5.3 Results. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
5.4 SelectingBounds . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
5.5 SAT VersusATPGEngines . . . . . . . . . . . . . . . . . . . . . . 61
Chapter 6 DesignVerification usingSlicing 64
6.1 UnboundedLiveness . . . . . . . . . . . . . . . . . . . . . . . . . 66
6.2 ResultsandAnalysis . . . . . . . . . . . . . . . . . . . . . . . . . 69
6.3 SymbolicTrajectoryEvaluation . . . . . . . . . . . . . . . . . . . 75
6.3.1 ForteVerificationFramework . . . . . . . . . . . . . . . . 75
xi
6.3.2 VerificationMethodology . . . . . . . . . . . . . . . . . . 76
6.3.3 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77





3.1 Modulesin ARM . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.2 TestGenerationusingtheOriginalDesign . . . . . . . . . . . . . . 38
3.3 SlicingandSynthesisTimes . . . . . . . . . . . . . . . . . . . . . 40
3.4 TestGenerationusingRaw Slicing . . . . . . . . . . . . . . . . . . 40
3.5 TestGenerationusingHierarchicalSlicingwith PIERs . . . . . . . 41
3.6 TestGenerationusingHierarchicalSlicingwithoutPIERs. . . . . . 41
5.1 CheckingEF Propertyfor AND of All Outputs(Bound= 15) . . . 58
5.2 CheckingEG Propertyfor AND of All Outputs(VariousBounds) . 59
6.1 BenchmarkCharacteristics. . . . . . . . . . . . . . . . . . . . . . 72
6.2 BoundedPropertyCheckingwith/withoutHDL Slicing . . . . . . . 73
6.3 CPUTimesfor STEwith/withoutHDL Slicing . . . . . . . . . . . 79
xiii
List of Figures
1.1 Motivationfor HierarchicalTestGeneration. . . . . . . . . . . . . 4
2.1 BasicApproachfor Complexity Reduction. . . . . . . . . . . . . . 18
2.2 Constructionof TransitiveFan-inCone. . . . . . . . . . . . . . . . 22
2.3 Snapshotin aDesignHierarchy . . . . . . . . . . . . . . . . . . . 24
3.1 OriginalDesign . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.2 SlicedDesign . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.3 InternalDataStructure . . . . . . . . . . . . . . . . . . . . . . . . 33
3.4 Reductionin SurroundingLogic . . . . . . . . . . . . . . . . . . . 38
4.1 Illustrationof CTL formulas . . . . . . . . . . . . . . . . . . . . . 45
5.1 PropertyVerificationApproachusingATPG . . . . . . . . . . . . . 54
5.2 Monitor for
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . 55
5.3 Monitor for
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . 56




. . . . . . . . . . . . . . . . . . . . . . . . . . 69
6.2 SimplifiedStateTransitionGraphfor VIPER Control . . . . . . . . 70




Currentadvancesin integratedcircuit (IC) manufacturingtechnologyallow design-
ersto incorporatelarge amountsof functionality onto a singledie. The resulting
increasesin the designcomplexity andthe demandfor shorterdesigncycleshas
necessitatedthe useof variouslevelsof abstractionfor the design,evolving from
thebeginningspecificationto thefinal physicaldesign.HardwareDescriptionLan-
guages(HDLs), suchasVerilog andVHDL, have beendevelopedto representhe
designin sucha way that Computer-AidedDesign(CAD) tools could be usedto
manipulateandanalyzethemin orderto producethedesiredchip.
Thesuccessor failure of a chip dependsheavily on thequality of thevali-
dationeffort investedin thedesignprocess.This effort is commonlyperformedat
eachlevel of abstraction,usingappropriateCAD toolsandmethodologies.Design
verification, whichrefersto validatingahigh level abstractionof thedesignsuchas
aHDL programwith respecto its specification,andmanufacturingtestgeneration,
which refersto generatingtestpatternsfrom a high level abstractionto checkfor
manufacturingdefects,constitutesignificantportionsof thevalidationeffort. How-
ever, theexistingCAD toolsto automatethesetasksscalepoorlywith theincreasing
1
complexity andsizesof currentdesigns.Therefore,appropriatemethodologiesthat
exploit themodularstructure,thatis inherentlypresentin largedesigns,areneeded.
1.1 Manufacturing TestGeneration
Generatingeffective manufacturingtestsposesa severechallengeasthetransistor
densityincreasesdueto the reducedaccessibilityof the variouspartsof the chip.
This dauntingtaskis further exacerbatedby the ever increasinguseof sequential
elementsfor implementingdeeplypipelinedstagesin moderndayprocessors.The
testgenerationcomplexity grows exponentiallywith respectto the numberof se-
quentialelements[1]. As a result, the test coverage, which is a measureof the
testquality, is alsoseverely affected. AutomaticTestPattern Generation (ATPG)
techniquesare often ineffective on completedesignsunlessexpensive testability
featuresto partition the designhave beenincorporated.For example,scan-based
approaches[2] incorporateadditionalcircuitry to allow thesequentialelementsto
beusedaschip-level inputsandoutputs.Similar techniquesbasedonBuilt-In-Self-
Test(BIST) [3, 4] requireextrahardwarecircuitry thatgeneratestestpatternsonthe
chipanddeterminesits correctnessthroughsignatureanalysisof thetestresponses.
Although theseDesignFor Testability(DFT) techniquesalleviate the testgenera-
tion problem,they have a significantimpacton both theperformanceandthearea
of thechip [5].
State-of-the-artVLSI designsareimplementedusingdeepsub-microntech-
nologies,for which functional testingcontinuesto be the most widely accepted
methodfor detectingmanufacturingdefects.Functionaltestsappliedat-speed[6]
candetectcommonlyprevalentdefectssuchasopens,shortsanddelaysin deep
sub-microntechnologies.However, generatingfunctionaltestsmanuallyis too te-
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dious. SequentialATPG tools maybe usedto generatethesetestsfrom a synthe-
sizeddescriptionof adesignin aHDL, but acompletedesignis oftentoo largeand
too complex for the tools to handle.Thecomplexity of sequentialATPG[7] is of
the order  if the initial stateis known, andincreasesto  if the initial stateis
unknown, where is thenumberof sequentialelementsin thedesign.
Theinherenthierarchyin aHDL designmaybeexploitedto reducethecom-
plexity of sequentialATPG.Figure1.1 illustratesthe motivation to develop func-
tionaltestgenerationtechniquesfor amoduleembeddedin arelatively largedesign.
Targetinganindividualmodulewould resultin significantlyhigherfault coverage,
asthe tool would have completeaccessto the inputsandoutputsof that module.
The testgenerationtime would alsobea fractionof whatwould have beenneces-
saryif the patternsweregeneratedwith the restof the designin place. However,
dueto theconstraintsimposedontheinputsandoutputsby theremainderof thede-
sign,many of thepatternsgeneratedcannotbetranslatedto thechip level, thereby
resultingin a heavy lossof fault coverage.Moreover, the translationof thesepat-
ternsinvolvesexhaustivereasoningonthebehavior of thesurroundinglogic, which
revertsthecomplexity to thatof full chiptestgeneration.Therefore,asuitabletech-
niqueto derive thetestpatternsfor theModuleUnderTest(MUT), whicharevalid
at theprocessorlevel andpossessingtestcoverageandtestgenerationtime that is
comparableto thatof thestand-alonemodule,is desired.
A varietyof strategieshave beensuggestedto generatetestpatternson in-
dividual modulesin a designby extractingthe behavior of the surroundinglogic.
A testgenerationmethodologyusingtestproceduresandpatternrestrictionswas
describedby Wohl and Waicukauski[8]. Lee and Patel [9] proposeda solution
basedontwo customATPGpackages,onefor full chip level justificationandprop-
agationand anotherfor test generationat the module level. Ramachandiniand
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Thomas[10] suggesteda synthesis-basedapproachin which functionalconstraints
areextractedduring the synthesisprocessandareusedto guidea customATPG
tool. Vishakantaiahet al. [11], have developeda tool called ATKET to extract
functionalconstraintsfrom a VHDL Register-TransferLevel (RTL) design,which
areusedalongwith a customtestgenerationtool to obtaintestpatterns.Similar
suggestedapproaches[12, 13] arebasedon theextractionof usefultestgeneration










Tupuri et al. suggesteda hierarchicalabstractiontechnique[14], wherein
eachmodulein a designhierarchyis targetedat a time. The logic surrounding
this moduleis extractedandsynthesizedto thegatelevel. Thesesynthesizedcon-
straintsareprovided to a commercialATPG tool to generatetestpatternsfor the
MUT. This approachhasshown promisingresultsfor generatinghigh quality tests
4
in a reasonableamountof time. However, in larger designs,the submodulesmay
themselvesprove to betoocomplex for theATPGtool, andthis techniquemaynot
be directly applicable. Therefore,it is imperative to target modulesat the lower
levelsof hierarchy, but thenthesurroundinglogic mayproveto betoocomplex for
its abstraction.
1.2 DesignVerification
It hasbeenestimatedthat over 60% of the designeffort is now in designverifi-
cation[27], andthis percentageis expectedto increasein the future. The conse-
quencesof ignoring this phaseof the designprocessmay result in faulty designs
causinghugemarket lossesto theindustry. However, existingverificationtoolsand
methodologieshave alsobeenunableto scalewith theincreasingdesigncomplex-
ities. Functionalsimulation[28] of the designusingvalidation testsis the main
techniqueusedin industry to verify large designs,owing to to its simplicity and
scalability. Unfortunately, asdesignsbecomelarger, the likelihoodthat the tests
will uncoversubtlebugsbecomessmaller. Exhaustivesimulationusingall possible
input sequencesis impractical.
Although simulation is expectedto remaina key techniquein validating
complex designs,therehasbeenconsiderableinterestin the useof formal meth-
ods[29] asa complementaryapproachin examiningcasesthathave not beencov-
eredby simulation. Thesetechniquesincorporatean unambiguousspecification
of the designandusemathematicalreasoningto systematicallyexplore all possi-
ble ways to establishdesigncorrectness.Sincethe entiredesignspacehasto be
searched(at leastimplicitly) in orderto establishdefinitivecorrectness,theexisting
formal approachesareonly applicableto smallportionsof a design.Moreover, the
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automationof thesemethodsrequiresthe finite statemachineof the systemto be
representedby eitherBinary DecisionDiagrams(BDDs) or oneof the otherde-
cisiondiagramvariations.BDD sizesareextremelysensitive to variableordering
andfor somecircuits (suchasaddersandmultipliers)alwaysachieve exponential
complexity [30].
At present,formal techniqueshave found a wide applicationin establish-
ing theequivalencebetweentheRTL andthe logic level [31]. Thestate-of-the-art
commercialtools requirea correspondencebetweenthestateelementsin theRTL
descriptionandthelogic level description,essentiallydealingwith acombinational
equivalenceproblem.This is still a very difficult problem(establishingtheequiv-
alenceof two Booleanfunctionsis NP-complete),but the useof goodheuristics
andtheuseof a combinationof differenttechniques,includingBDDs, ATPG,and
SATisfiability (SAT) solvers, allow industry tools to formally verify the Boolean
equivalenceof combinationalblocksin commercialdesigns.
To checkthecorrectnessof theRTL itself, severalapproachesuchastheo-
remproving [32], modelchecking[33, 34] andsymbolictrajectoryevaluation[35]
have beenproposed.Eachapproachmakesa tradeof betweenexpressivenessand
capacity. Theoremproving techniquesattemptto show that thereexists a formal
proofof thecorrectnessformulascharacterizingthedesign.Althoughagenericap-
proach,generatingtheproof automaticallyis very difficult andtherefore,theorem
proversaremainly usedto checkproofs that have beengeneratedmanually. As
a result,this approachlacksthe level of automationrequiredfor it to be usefulin
practice.
Model checkingusesa StateTransitionGraph (STG) to representa digital
systemandto specifyits “properties”usingtemporallogic formulas.Theseprop-
ertiesarevalidatedby traversingtheSTGusingpowerful algorithmicsearchstrate-
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gies. TheSTGcanbeeasilyextractedfrom theHDL andtraversedautomatically,
and the propertyspecificationcan be performedwith relative ease. While these
factorsmake modelcheckinga viableapproach,theexisting toolsandmethodolo-
giesfor propertycheckinguseBDDs in someform to representheSTG,quickly
reachingexistingcomputationalimits.
1.2.1 BoundedModel Checking
In practice,anautomatedformal methodis oftenappliedto reveal thepresenceof
bugsratherthanto provideproofof correctness.Basedonthisobservation,Biereet
al. [36] introduceda symbolicmodelcheckingtechniquecalledBoundedModel
Checking (BMC), which searchesfor counterexamplesof a maximal length (the
bound)for the temporalpropertiesof a systemdescribedusingLinear Temporal
Logic (LTL) [29]. This approachinvolvesgeneratingandsolving for the satisfia-
bility of propositionaldecisionprocedures,insteadof BDDs. If it canbe proven
that thediameterof thestatetransitiondiagramof thedesignis no larger thanthe
maximumboundof the time steps,BMC becomescompletetherebyproving the
unreachabilityof the target. The benefitsof this approachhasbeendemonstrated
by Coptyetal. [38] onrealdesignstakenfrom Intel’sPentium4 processorcontain-
ing over 1000statevariables.Structuralalgorithmsfor computinga boundon the
diameterof theSTG,havebeenproposed[39] to guaranteethecompletenessof the
boundedpropertycheck.
SAT solversoperateon booleanexpressions,but do not suffer from thepo-
tentialspaceexplosionproblemof BDD-basedmethods,asthey donotusecanoni-
calrepresentations.SAT-basedtechniqueshavebeensuccessfullyappliedin various
domains[37]. However, SAT-basedBMC usuallyrequiresexplicit unrolling of the
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circuitsandperformadepthfirst searchto find asatisfyingvariableassignment.As
a result,theSAT clausesoftenbecometoo largeandtoo tediousto solve. Recent
work [40,41,42, 43] for checking“safety” propertieshaveshown thatATPG-based
techniquesmaybeableto overcometheselimitations. In theseapproachesATPG




sible input statesandsequencesalongwith analysisof their responses.In order
to overcomethis limitation, symbolicsimulationwhich usesBooleanvariablesfor
input valueshasbeenintroduced. The resultingresponsesareBooleanfunctions
which capturethebehavior of thecircuit for anentireclassof input values.These
BooleanfunctionsarerepresentedusingBDDsfor efficientcomparisonof thesim-





ify thecorrectnessof circuit behavior describedastrajectoryassertions.Theseas-
sertionsarederivedfrom arestrictedsubsetof temporallogic overaboundedlength
of statesequences.The efficient useof a quaternarycircuit model for enhanced
capability for symbolic manipulationhasrenderedthis techniquevery attractive
for verifying industrial-strengthdesignsin companiessuchasIntel, Motorola,and
IBM.
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A seriousdrawbackof this approachhasbeentherestrictedexpressiveness
of its temporalassertions.A propertythat extendsover an infinitely long state
sequencecannotbe expressedin STE. RecentlyYangandSeger [45] proposeda
generalizedSTEmethodologyto expressandverify arichersetof properties,which
shows greatpromisein verifying a larger anda wider classof designs.However,
theunderlyingBDD-basedrepresentationsquickly grow in sizeandrequiretedious
applicationof incrementalmethodologies.
1.3 Organizationof the Dissertation
Thenext chapterdescribesthedevelopmentof aneleganttechniquefor easingthe
complexity of HDL programsfor easieranalysisusingCAD tools. Thetheoretical
basisfor using“programslicing” for hardwareprogramsis establishedby adapting
someof the key definitionsfrom softwareengineering.The formal semanticsfor
usingHDL slicing with sequentialATPGtoolsareestablishedto prove thesound-
nessandcompletenessof this technique. This is followed by a discussionon a
relatedtechniquecalledcone-of-influencereduction(COI) andits relevanceto the
slicing methodology.
Chapter3 explainsthetestgenerationapproachusingHDL slicing. Next is
a presentationof this methodologyfor a tool thathasbeendevelopedto automate
the approach,followed by the experimentalresultson Verilog benchmarksusing
this tool.
Chapter4 introducesthe basicideasof model checkingfor verifying the
correctnessof designs.A SAT-basedboundedmodelcheckingapproachto check
propertiesoverboundedintervalsof time is describedto motivatethedevelopment
of abetterATPG-basedapproach.Thisis followedby thedetailsof symbolictrajec-
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tory evaluation,anotherpowerful techniqueto checkboundedpropertyassertions.
Chapter5 presentsa novel methodologyfor applyingsequentialATPGfor
propertychecking. The monitor statemachinesthat have beendevelopedfor use
with sequentialATPG enginesaredescribed,alongwith somesupportingresults
generatedon benchmarkcircuits.
Chapter6 describestheapplicationof HDL slicingto theATPG-basedprop-
ertycheckingmethodologyandto aSTE-basedverificationin theForteframework
usedat Intel.
Thedissertationconcludesin Chapter7 with somefinal remarksandpossi-





Programslicing, as was originally proposedby Weiser[15], is a static program
analysistechniqueto extractappropriateportionsof programsthatarerelevant to
an application. Theseportionsare referredto as slices– artifactsthat maintain
exact information aboutthe program’s behavior projectedonto the relevant seg-
mentsof theoriginal program.This techniquepotentiallyremoveslargequantities
of extraneouscodein theoriginal programwhile maintainingthefunctionalequiv-
alencewith respectto the aspectunderanalysis.This techniquehasbeenwidely
studiedandappliedto amyriadof applicationsin softwareengineeringsuchasde-
bugging[16], testing[17], maintenance[18] andreuse[19]. Softwaredebugging,
for example,involvestracingbackfrom a statementhatgeneratesanincorrectre-
sult. This proceduremaybeperceivedascomputingandexaminingthe“slice” of
theprogramwith respecto thevariablesassociatedwith thestatement,in orderto
identify the statementor statementscausingthe erroneousevaluation. Therefore,
anautomatedapproachto derive thedesiredslicewould beanassetin a software
developmentenvironment.
Sucha source-to-sourcetransformationtechniqueoffers an opportunityto
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formulatea methodicalapproachto simplify a designdescribedin a HDL for test
generationwithouthaving tosynthesizeaprohibitively largedesign.However, most
of thesealgorithmshave beendevelopedfor sequentialanguagesandcannotbe
directly appliedto HDLs suchasVerilog or VHDL, which allow concurrentcon-
structs.Staticslicingof concurrentsoftwareprograms[20,21] hasbeenadaptedfor
HDLs. Iwaiharaet al. [22] suggestedanapproachto useprogramslicing for ana-
lyzing VHDL designsandpresentedthereductionobtainedonasetof benchmarks
usingeachof the outputsas the slicing criterion. An automatedprogramslicing
approachfor VHDL wasproposedby Clarkeetal. [23], in whichVHDL constructs
weremappedontoconstructsfor C-like procedurallanguages.Theprimary focus
of their work wasto reducethereachablestate-spacefor formal propertyverifica-




ternsfor a MUT [24], to performaccessibilityanalysisto improve DFT [25], and
to improve testabilitybasedon propagationof the valuerangesof variables[26].
However, thesetechniquescannotbe directly appliedto many of the commercial
tools for testgenerationandverification,thatoperateon gate-level descriptionsof
designs.Therefore,a systematicapproachwith a strongtheoreticalbasisfor using




This sectionconsistsof somekey definitionsof theelementsthatconstitutea pro-
gramdependencegraph,andarebasedon earlierwork in programslicing [15, 19].
Thesedefinitionsprovide the foundationfor slicing HDL programsusingcontrol
flow anddef-usegraphs[47].
Definition 1 A digraph  is a structure  , where  is a setof nodesandE  ! is a setof edges.
Definition 2 Givenanedge( #"$%'& ) () , #" is saidto beapredecessorof *& , and '&
is saidto bethesuccessorof #" . PRED(n)andSUCC(n)are thesetof predecessors
andsuccessorsof a noden, respectively.
Definition 3 The indegreeof a noden, denotedby IN(n), is the numberof pre-
decessors of n. Theoutdegreeof a noden, denotedby OUT(n), is the numberof
successorsof n.
Definition 4 A flowgraph ,+ is a structure -.-#/0 , such that 1 is a di-
graphand #/2(3 such that IN( #/ ) = 0.
Definition 5 A hammockgraph 54 is a structure -.-#/6-87% such that both
9-8/ and 1;:=<0%87% areflowgraphswhere >:=< = ? (a, b) @ (b, a) (A9B .
Definition 6 A controlflow graph(CFG) C is a hammock graphwhich is inter-
pretedasa programprocedure.
Thenodesof aCFGrepresentsimplestatementsuchasassignments,branch
andloop conditions,etc. Theedgesrepresentcontrol flow transferbetweenstate-
ments.In thefollowing discussion,D representsthesetof nodesin agraphG.
13
Definition 7 A def-usegraphFE is a structure C0GHIJLKM where G is a setof
variablesin a procedure, D : 5D=N OP G andU : 5D=N OP G are the functions
mappingthe nodesof C , i.e., D N to the setof variablesdefinedor usedin the
statementscorrespondingto thenodes,respectively.
Definition 8 Givena noden (QD=N , thedefinitionsetD(n) is thesetof variables
(ontheleft-partof anassignmentoperator in a statement)thataredefinedat n. The
usage setU(n) is thesetof variables(on theright-part of an assignmentoperator
in a statement)thatareusedat n.
Definition 9 A slicing criterionC is a pair SRT0U such that i ()5D=N andV (VG . In
a procedureP, i is a statementandV is a subsetof thevariables.
Given a slicing criterion C = SR%0U5 , a setof statementsW6X is saidto affect
(eitherdirectlyor transitively) thevaluesof V at i, when WYX computesasubsetof V
thatis usedin i. Similarly, W6X is saidto beaffectedby (eitherdirectlyor transitively)
thevaluesof V at i, whena subsetof V that is definedat i computesthevariables
usedin W6X .
Definition 10 A slice S of a procedure P on a slicing criterion  i, V is an exe-
cutablesubsetof P containingall thestatementsthatmayaffect(or maybeaffected
by) thevaluesof V at i.
Slicesmaybeclassified[48] in threeways,– staticor dynamic, forward or
backward, andclosureor executable. A staticslicecontainsall statementsthatmay
be relevant to a computation,anda dynamicslice extractsall statementsrelevant
to a computationfor a specificsetof inputs/outputs.A forward slice is a setof
statementswhosevaluesmaybe affectedby thevaluesof V at i, anda backward
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slice is a setof statementsthatmayaffect thevaluesV at i. A closure slicerelates
to thevariableof interestthrougha closureof dependenciesandis not necessarily
a syntacticallyvalid program.An executableslice,on theotherhand,is a reduced
programthat preserves the behavior of the original programwith respectto the
slicing criterion.
Definition 11 Thesetof variablesimmediatelyrelevant to a slicing criterion C,
denotedby Z /C (n), is definedas
Z /C (n) = ?\[.(3U!@\J]^RTB2_
?`KabdcH@eI)abdcf!Z /C a#ghKHiijaklcmc,n]^o*B2_
?eZ /C agKHi5i.abdc%cpQI)aklc0B
Thesuperscript0 indicatesthatthis setof variablesis directly relevant.The
first subsetis thebasecase;thesecondmarksthevariablesusedto assignvaluesto
otherrelevant variables,asrelevant. The third subsetremovesa relevant variable
for whichall theimmediatelyrelevantvariableshavebeenfound.
Definition 12 Thesetof statementsincludedin thesliceby Z /C (n), denotedby g /C ,
is definedas
g /C = ?\)()D N @eIqablclfZ /C a8gKHiijaklccMn]ro*B
Theset g /C doesnotincludethecontrolflow suchasbranchstatementswhich
allow executionof thestatementsin g /C . Therefore,for eachstatementof g /C , ame-
too setdenotedby MT is introduced[17]. Theme-toosetof astatementRs(Vg /C , is
thesetof all controlstatementswhich regulatetheexecutionof i, andis definedas
follows.
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Definition 13 Thesetof control statementswhich dominatetheexecutionof state-
mentsin g /C , denotedby t /C , is definedas




A typicaldesigndescribedin aHDL is anon-haltingprogramwith severalcommu-
nicatingprocessesthatcanexecuteconcurrently. Theprocessescommunicatewith
eachotherthroughsignalsthataresharedbetweenthe processes.The definitions
for slicing proceduresin software programsmay be directly extendedto sucha
HDL process.But unlikeproceduresin a softwareprogram,aprocessis not called
explicitly, but is activatedby appropriatechangesin signalvaluesin thesensitivity
list of the process.Thesechangesmay be triggeredby otherprocessesexecuting
concurrently. Therefore,unlike in softwareprogramswhereexplicit procedurecall
statementsactivatea proceduredefinition, any dependenceof a processon a sig-
nal definition in other process(es)can potentially activate the processexecution.
To incorporatethis inter-processcommunication,a notion of signal dependency
is introduced [22, 23]. In the following definitions,a processregion denotesan
executablesubsetof statementsin aprocess.
Definition 14 A processregion p is saidto besignaldependenton a statementi, if
i assignsa valueto a signalto which p is sensitive.
The next setof definitionsdealswith inter-processcommunication.These




Definition 15 An inter-processcontrolflow graphfor a module|C is a structure
5C < 5C'}Y6~6~6~lC'e w  where C < C'}66~6~6~85C' arecontrol flowgraphsrep-
resentingtheprocessesin themodule, and  w  is thesetof edgesrepresentingthe
signaldependenciesbetweentheprocesses.
Definition 16 An inter-processdef-usegraph for a module |FE is a structure
5|C 0GHIJK where G is the set of signalsin the module, D :  D=N OP 1aGc
and U :  D=N OP ;aGc are the functionsmappingthe nodesof 5|C in the setof
signalswhich aredefinedor usedin thestatementscorrespondingto thenodes.
Thesedefinitionshold for otherconcurrentstatementssuchascontinuous
assignments,thatareconsideredassingle-lineuniqueprocesses.
Definition 17 An inter-processslice g " within a moduleM, on a givencriterion
 i, V is anexecutablesubsetof M obtainedrecursivelycontaining(a) all thestate-
mentsthatmayaffect(or maybeaffectedby) thevaluesof V at i within theprocess
P in which i is defined,and(b) all thesliceson theslicing criterion SR$X00U
X , where
R$X is thesetof statementsdefiningor usingthesetof signals UX on which processP
is dependent.
Thesedefinitionsform thebasisfor applyingslicing techniquesfor analyz-
ing Verilog designs,which is the HDL chosenfor our implementation.The pro-




A digital systemdescribedin Verilog is oftena hierarchicalcompositionof mod-
ules, eachof which is composedof several processes.Considera Verilog pro-
gram[23], ] " < " , whereR and  areintegers, " is aprocessin theprogram,
and  is thecompositionoperator[51]. Thisdivisionof processesinto modulesmay
beexploitedby existing CAD toolsby employing a divide-and-conquerapproach.
Thebasicapproach[52, 53] is illustratedin Figure2.1. Thenecessarydefinitions





Figure2.1: BasicApproachfor Complexity Reduction
Let
z X bea sub-modulein a designrepresentedby  < ] " <  " , where 
is anintegersuchthat  . Let z X bethesurroundinglogic, whichencompasses
therestof thedesign,andberepresentedby }] "'- <  " .
Definition 18 A constraintslicing criterion i | is a pair bR%0U5 such that i (5
andV (3Gh ¡ , where
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¢ G  ¡ is thesetof input/outputsignalsof z X and¢  is the setof input/outputnodesrepresentingthe declarative state-
mentsof G  T¡  in z X .
Definition 19 A constraintslice g |s is a sliceobtainedon theslicecriterion i | ,
which is an executablesubsetof 2} , containingall statementsin z X which con-
strain thevaluesof V declaredat i. Thesetof processesin g |s is representedby£2}h]¤"' <
£
 "
The set of input constraintsis obtainedby backward slicing on the input
signalsof
z X , while theoutputconstraintsareobtainedby forwardslicing on the
outputsignals.Thecombinedsetof constraintslicesrepresenthebehavior of z X
visibleto
z X . Thisreducedsurroundinglogic z X¥ , maybesynthesizedto gatelevel
andusedto analyzethemodule
z X for testgenerationandverification.
For all m ¦ 0 where § is aninteger, theconstraintslice is built recursively
usingthefollowing equations[19].
ZH¨  <C   aklc]rZ ¨C   aklc_aAu© vxª=«N  
Z / ¬ ©­ E® ©k¯±° abdcc (2.1)
g¨  <C   ] ?\)() D1² N @eI)abdcfZH¨  <C   agKHi5i.abdc%cn]^o*B_!t ¨C   (2.2)




Definition 20 TheterminationconditionTC is definedas
gdC   = g¶  <C   where t is an iterationstepsuch that· 3() D ² N ¸ Z ¶  <C   aklc]¹Z ¶C   abdcº]rZC   aklc .
Lemma 1 (Distrib utivity) A constraint slice on the slicing criterion i | is dis-
tributiveover thesetof Verilog signals[ < -[e}66~Y~6~d-[  (3U at thestatementi.g ¬ " ­ »S¼  ­ ¼¾½­x¿¿¿¼$À6Á$° = g ¬ " ­ ¼  ° _qg ¬ " ­ ¼¾½Â° _ÄÃxÃxÃ_3g ¬ " ­ ¼$À6°
Z ¬ " ­ »S¼  ¼¾½T­x¿¿¿¼ÂÀYÁ$° ablc] Z ¬ " ­ ¼  ° aklcl_JZ ¬ " ­ ¼¾½Â° aklcµ_
ÃxÃxÃ_JZ ¬ " ­ ¼$À6° ablc
Proof: Considertheiterativestepfor a signal [Å(VU , where Æ is anintegersuch
that ÆÇÈ , to obtain Z ¬ " ­ ¼¾É° and g ¬ " ­ ¼¾É0° . This stepcomputesthe slice which may
overlapwith thesliceonanothersignal [Å5(3U . FromEquations2.1-2.3,theunion
of theseslicesonly containssomestatementsandsignalsthatarecomputedmore
thanonce,andresultsin thesamesliceobtainedusinga unionof thesesignalsat
thestatementi.
Lemma1 shows that the constraintslice for the inputs/outputsof a mod-
ule can be built by composingthe slicesobtainedseparatelyon eachinput and
output. Thenext lemmashows that thegeneratedslicecorrectlyencompassesthe
constraintsimposedon theinputsandoutputsof theMUT in theoriginal design.
Lemma 2 (Corr ectness)Let Q be the constraint slice obtainedfrom 2} with re-
spectto a slicing criterion i | . Let a processtraceT =  { /x { <  { }66~6~6~l {8Ê Y~6~6~
bethesequenceof therelevantsignalsin thesurroundinglogic z X , where c is the
simulationcycleand
{#Ê (Ë?eÌÍ6Î`%ÏJ0ÐB . Then,theprocesstracesof bothQ and }
are identicalwith respecto thesignalsdefinedby ZHC   .
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Proof: Let j ¦ 0 bean integer. Definitions11, 12, 13 andEquations2.1-2.3are
usedfor theproof by mathematicalinduction.
Basis:j = 0. Thebaseset Z <C   (n) includesall immediatelyrelevantsignals
thathave potentialeffectson thedef-usechainendingin U!(ÑG  T¡ . Therefore,the
sub-sliceof Q, representedby g<C   and t9<C   , is a subsetof 2} that includesthe
valuesof V.
Hypothesis:For j = f, assumethat ÒÓ , thesub-sliceof Q definedby Equa-
tions2.1-2.3,computesanidenticalsubsetof thetraceproducedby } .
Inductionstep: Let j = f+1. The first part of the iterative stepto compute
Z ÓL'}C   abdc is thesub-slicegivenby thehypothesis,i.e., Z ÓL <C   abdc . Thesecondpartde-
rivesthosestatementsthathavearelevanceto thedef-usechainendingin Z Ó0 <C   aklc .Ò Ó0'} , thesub-sliceof Q at the aÔ9ÕrÎ\c ¶ Å stepin theiteration,representedby g Ó0'}C  
and t ÓL'}C   , capturesthedependenciesfor signalsin Z Ó0 <C   abdc . Therefore,Ò ÓL'} en-
suresthecomputationof anidenticalsubsetof thetraceproducedby } .
Lemma2 establishestheaccuracy of thismethodologyin providing anaccu-
rateconstraintslicefor theinputsandoutputsof a MUT. Thenext theoremproves
thatthereducedmodelretainsthetransitivefan-inandtransitivefan-outconesfrom
thechip-level inputsandoutputsfor everyfaultysignalin theMUT. Thesecones[1]
have beentraditionallydefinedwith respectto signalsin thegate-level description
neededfor justificationandpropagationof thesignalassignmentsfor ATPG.At the
RT level, thesegatescorrespondto the statementsandsignalsthat lie in the slice
of a particularsignal in a statement.The transitive fan-in cone(TFI) of a signal
is thesetof all statementsandsignalsin a designthat transitively drive thesignal.
Similarly, the transitive fan-outcone(TFO) of a signalis thesetof all statements
andsignalsin adesignthataretransitively drivenby thesignal.
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Theorem 1 (Consistency) An ATPG algorithm wouldgeneratea valid setof test
patternsfor faultsin a MUT byusingits constraint slice.
Proof: Referringto Figure2.2, considera faulty signal, Ô in theMUT, z X . An







Justification:TheTFI of Ô is a subsetof theuniontwo parts,namely(a) all
thesignalsandstatementsthat transitively affect Ô , representedby g Ó , where WV(
Gh  , originatingfrom Gh  , and(b) all the signalsandstatementsthat transitively
affect theseinputsof
z X , originatingfrom theinputsof theprogram .
Thefirst part is implicitly includedin thesetof processes < , which is not
a part of the slicing criterion i |  . The TFI for eachinput R>(³  , represented
by
{2Ö WL" , is thesetof signalsandstatementsin } that transitively affect R . Defi-
nition 19 shows that
{HÖ W" · R,(×5 , is containedin the executablesubsetg |  .
Therefore,thesetof processesdefinedby
£^] < 
£} includestheTFI of Ô , which
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is sufficient for signaljustification.
Propagation:The proof for TFO of Ô follows similar reasoningasshown
for justification. However, in addition to the TFO of Ô , representedby {2Ö5Ø Ó ,
propagationrequiresthat thesetof all signals ]ÚÙ vÛ Kabdc (not including the
signalsin theTFO),of thestatementsin
{2ÖØ Ó , needto bejustifiedto theprimary
inputs.Thesetof TFIs for justifying thesignalsin  is asubsetof theunionof two
parts,namely(1)  < , thesetof TFIs for signalsin  < , and(2) } , thesetof TFIs
for signalsin
£2} .
The first part is containedin g |s , asshown in the proof for justification.
Equation2.1 recursively includessignals Kabdc , in the TFI as shown in Defini-
tion 11. Equations2.2 and2.3 recursively includethe relevant statementsin the




2.4 Hierar chical Slicing
The applicationof this methodologymay be too tediouson large designswith
multiple-levelsof hierarchy. In suchcases,theMUT thatcanbeeffectively handled
by anATPGtool maybeembeddedseveral levelsdown thehierarchy, andthesur-
roundinglogic maybetoo big to extracttheconstraintslicedirectly. A solutionto
this problemis to performslicing hierarchicallyfrom onemodulelevel to thenext
in the hierarchy. Thesehierarchical slicesarecomposedto obtain the complete
constraintslice.
Referringto theFigure2.3,let theprocessesin theenvironment } becom-
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at eachlevel of hierarchyfrom
z X . A module z X , at a givenlevel of hierarchyk,
is obtainedby composingthe MUT with the subsetof processesin the surround-
ing logic that arecontainedin k. This is representedby  < Äa0 " < Ühxc , whereÎ¹µà¹ . Thesliceof asubsetÜh , on amodule z X , is representedby £Üh .
Theorem 2 (Composition) Thecompositionof the constraint slicesat each level
of hierarchyyieldsthedesiredconstraint slice g |  .
Proof: Let k ¦ 0 beaninteger.
Basis: k = 1 is a trivial case,asthe constraintis directly obtaineddefined
 < 
£Ü < c .
Hypothesis:k = h, assumethat the hierarchicalslicescomposedup to the
hierarchyh, arecontainedin thedesiredconstraintslicegivenby
 < ,a0 Å" <
£Ühxc
Induction: k = h+1. The slicing criterion i | É , is the pair SRT0U suchthat
i (! É and V (!Gh ¡ É . The constraintslice g | É is obtainedrecursively using
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Equations2.1-2.3,andis definedby
£ÜhÅL < . Composingthis with thesliceobtained
for k = h,  < 9a Å" <
£Üh6c> £ÜhÅ < , which reducesto  < ;a0 ÅL <" <
£Üh6c , which is the
desiredconstraintslicecomposedup to thehierarchyh+1.
An additionalbenefitis that theslicesat higherlevelsof hierarchymaybe
reusedfor extractingconstraintsliceson othermodulesformedby a subsetof pro-
cesses,say 2á , within the samelevel of hierarchy, say1. It is sufficient to derive
theconstraintslicewithin module
z <X andcomposeit with theslicesof processes
Üh , whereâ×ãà¹ . Therefore,theconstraintextractiontime is reducedandsuch
amethodologyscaleswell for largedesigns.
2.5 Coneof InfluenceReduction
A closelyrelatedtechniqueto HDL slicing approachis coneof influence(COI) re-
duction,thoughthey differ in many respects.The primary ideaof COI [62] is to
constructa dependencegraphof theprogramandtraverseit startingfrom thevari-
ablesin thespecification.Thedependencegraphis usuallyrepresentedasa vector
of transitionfunctionsgeneratedfrom a symbolic encodingof a systemsuchas
BDDs. Thesetof statevariablesreached(andthenecessarytransitionrelationsbe-
tweenthem)duringthis traversalform theCOI of thevariablesin thespecification.
Thismaybeviewedaspost-encodingslicing.
However, asthedesignsgrow in size,thegenerationof thetransitionrelation
from adescriptionlanguagecanitself beabottleneck.Therefore,thisapproachcan
only beusedfor localizedreductionof thecomplexity for a specificsite in a gate-
level description. Thuspre-encodingslicing techniquesareneededto reducethe
complexity of largedesignsfor CAD tasks.
HDL slicing operateson the HDL sourcecodedirectly andusesthe infor-
25
mationaboutthelanguagesemantics(suchasif-then-else, case, for, while loops)to
generatethe relevantsubsetof theprogram.TheCOI reductioncanbeviewedas
a specialcaseof slicing whereanassignmentstatementis theonly languagecon-
struct. HDL slicing is appliedat theRT level andcan,therefore,handlecomplete
designs.
The proposedschemeperformsslicing on the MUT interfaceratherthan
on individual fault sitesin thegatelevel descriptions.An addedadvantageis that
the synthesistool would needto generatethe gatelevel netlist only for the rele-
vant sliceddesignandnot for the whole chip. A disadvantageof HDL slicing is
that it is specificto the languagebeing used. Clarke et al. [23] have discussed
otherdifferencesin moredetailwith respecto modelchecking.Theproposedslic-
ing methodologycomplementsany of thealreadyexistingpost-encodingreduction





FunctionaltestgenerationusingsequentialATPG tools is extremelycomputation
intensive on full chip designs. Therefore,it is necessaryto adopta divide-and-
conquerstrategy for generatinghighquality testpatternsin a reasonableamountof
time. Sucha strategy mayberealizedby exploiting thehierarchicalstructurethat
is inherentlyprevalentin currentdesigns.However, a naive approachof targeting
faults in individual moduleswould necessitatea cumbersometranslationof these
patternsto thechiplevel. In addition,someof thesetestsfor faultsin theMUT may
be impossibleto apply from the chip level; searchingfor alternatetestsfor these
faultswould becomparableto generatingtestson thecompletedesign.Therefore,
a scalableanda systematicmethodologyto hierarchicallygenerateeffective test
patternsis desired.
Thischapterdescribestheproposedtestgenerationmethodology, whichan-
alyzestheRTL modelof a full chipdesignto derive theATPGview of theMUT in
a synthesizableform. For illustration,a simpleRTL exampleis shown alongwith
thecorrespondinggatelevel structurein Figure3.1. ThemoduleM21 is chosenas
theMUT. Themoduledefinitionsfor M1, M3 andM22 andthecorrespondinggate
27
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/* RTL example: Original Design */
module Top (clk, reset, i1, i2, i3, o1, o2, o3);
input clk, reset;
input i1, i2, i3;
output o1, o2, o3;
wire w12, w13;
M1 M1 I (clk, reset, i1, w12, w13, o1);
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M2 M2 I (clk, reset, i1, i2, w12, o2);
M3 M3 I (clk, reset, i3, w13, o3);
endmodule





wire i21, i22, o21, o22;
assign i21 = i1 & i2;
assign i22 = i1 | i2;










M21 M21 I (clk, reset, i21, o21);
M22 M22 I (clk, reset, i22, o22);
endmodule
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Testgenerationtargeting the faults in the MUT requiresonly the relevant
surroundinglogic. The rest of the logic is removed methodicallyfrom the RTL
designusingaprogramslicingmethodologythatwill bedescribedin latersections
of this chapter. The “sliced” RTL is synthesizedto provide the gatelevel ATPG
view asshown in Figure3.2alongwith thecorrespondingRTL description.
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/* RTL example: Constraint Slice on M22 I */




M2 M2 I (clk, reset, i1, i2, o2);
endmodule







assign i21 = i1 & i2;
always @(posedge clk) begin
if(reset) o2 = 0;
else o2 = o21;
end
M21 M21 I (clk, reset, i21, o21);
endmodule
A commercialsequentialATPGtool is usedto generatethedesiredtestpat-
ternstargetingthe faults in M21. Testgenerationfor all faults in moduleM21 in
thesliceddesignwould bemuchfasterthanwhentargetingthesamefaultsin the
originaldesign,sincethesliceddesignis muchsimpler. Thetestsgeneratedfor the
slice canbe directly mappedto the original design,sincethe entireenvironment




A constraintslice may be reducedby usingthe setof directly accessibleinternal
registers,called PIERs (Primary Input/outputaccEssibleRegisters)[14]. These
registerswhich canbereadfrom (or written into) usingthe load/storeinstructions
areidentifieda priori andaretreatedaspseudoprimaryinputs/outputsof thedesign
during constraintslicing. Therefore,the iterative Equations2.1 - 2.3 (derived in
Chapter2) would terminateearlier at a PIER, whereapplicable. This resultsin
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fasterslicing andresultsin a smallerslice, therebyreducingthe sequentialdepth
duringthetestgenerationprocess.Theinstructionsto load/unloadthesePIERsare
usedto translatethesepatternsto thechip level.
Generatingtestsfor thePIERscanperformedusingeitherof the following
two conventionaltechniques.If thePIERsareimplementedasa registerfile, tradi-
tionalmemorytestalgorithmssuchasMarchC [54] aresufficient. For PIERswhich
are implementedin randomlocations,the functional testingmethodproposedby
BrahmeandAbraham[55] is very effective. This approachassignsa uniquecode
to eachof the registers,while ensuringthat thereis no conflict with thegenerated
patterns.
3.2 FACTOR
Themethodologydescribedin Section2.3 is usedfor theimplementationof FAC-
TOR (FunctionAl ConsTraint extractOR). Thetool automaticallyderivesthecon-
straintsliceson modulesin a Verilog program.It hasbeenimplementedin PERL
usingthe RoughVerilog Parser [56]. The parsersupportsboth Register-Transfer
(RT) andgatelevel Verilog constructs.Theparsetreesupportingthe internaldata
structurehasbeensuitablymodifiedto incorporatethedef-usechainsanduse-def
chainsfor eachsignalin orderto calculatetheslicesmoreefficiently. Thesechains
containthestatementswhereasignaldefinitionis usedandwhereasignalusageis
defined,respectively. For eachstatementduringprogramtraversal,
1. If thestatementis acontrollingstatement(always,if, else, caseetc.), it is
addedto analreadyexistingparsetree.Otherwiseanew nodeis initializedandthe
statementis stored.
2. For all others,thecurrentstatementis addedto theuse-defchainof the
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Params Signals









LHS (of the assignmentoperator)signal,andthe def-usechainsof eachRHS (of
theassignmentoperator)signalrespectively.
Thealgorithmis explainedusingthenotationintroducedanddefinedin the
previouschapter. Eachstatementi, in amoduleis associatedto its set t /C , andeach
signals, in thestatementis associatedwith theimmediatelyrelevantstatementsg /C ,
whereC = SR%0è\ . Thestatementsin g /C constitutethedef-useanduse-defchainsof a
program.Thedatastructureconstructedby theparseris shown in Figure3.3. Note
that the leaf nodesof this connectivity treeareeitherVerilog statementsor library
primitives.
Theslicesarehierarchicallyderivedfor eachsignal,andanexecutablesub-
setof thesurroundinglogic is produced.Let s bea signalin a processP. For each
inputsignalof theMUT, therecursivesubroutinefind bck slice(s,P) is called,and
for eachoutputsignal,therecursivesubroutinefind fwd slice(s,P) is called.Let I /
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bethefunctionthatmapsthepair (s,P) to thesetof pairs( èxé\  é ), whereeachsig-
nal in è6é representsanimmediatelyrelevantsignalof spresentin thecorresponding
processin  é , wheres is defined.Let K / bethefunctionthatmapsthepair (s,P) to
thesetof pairs( èYêë  ê ), whereeachsignalin èYê representsanimmediatelyrelevant
signalof s presentin thecorrespondingprocessin  ê , wheres is used.A skeleton
of thealgorithmsusedin therecursivesubroutinesis givenbelow.
/* Compute Backward Constraint Slice */
find bck slice ( è`  ) ?
Compute ( è6éx  é ) = I / ( è`  )
Search/Save g / for each ( èxéx  é )
For each g / , find/save t /
For each signal ì(ÄK ( g / ),
find bck slice ( ìF  é ) /*RHS signals*/
For each signal
 (ÄK ( t / ),
find bck slice (
   é ) /*Control signals*/B
/* Compute Forward Constraint Slice */
find fwd slice ( è`  ) ?
Compute ( èYêí  ê ) = K / ( èí  )
Search/Save g / for each ( è6êë  ê )
For each g / , find/save t /
For each signal ì(ÄK ( g / ), ìîn]ïèYê ,
find bck slice ( ìF  ê ) /*RHS signals*/
For each signal ð9()I ( g / ),
find fwd slice ( ð=  ê ) /*LHS signals*/
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For each signal
 (ÄK ( t / ),
find bck slice (
   ê ) /*Control signals*/B
Thebackwardslicesobtainedonall inputsignalsof theMUT arecomposed
to provide the input constraintslice, which definesthe justificationpathsfor the




natesif any of theprimaryinputsor outputs(asthecasemaybe)areencountered.
Although slicing preservesthe necessarystatementsandsignalsnecessary
for HDL analysis,a forwardslicethoroughacase, casex, casezandthe if-then-else
constructs,mayremove someof the irrelevantbranches.If thesebrancheshappen
to be the default branchto be taken, slicing may introduceasynchronouslatches
duringsynthesisthatcanpotentiallyproduceerrorsduringtestgeneration.In these
cases,adefault statementis generatedwhichassigns“dont care”valueto thesignal
thatwasassignedin theotherbranch(s).
During constraintslicing, thetool alsoprovidesa traceof thesignalson an
abortedpath,if any. This informationprovidesvaluableandearly insight into the




The complexity of the FACTOR algorithmlies in building the datastructureand
calculatingthebackwardandforwardslices.Let thetotal numberof statementsin
theprogrambe X andsignalsñ .
To build the data structure
Spacecomplexity: In theworstcase,thedef-useanduse-defchainsfor each
signalconsistof all thestatementsin theprogram,resultingin
Ø abXc complexity.
Usinga similar argument,thecomplexity to build theMT setfor eachstatementis
also
Ø aS5Xc .
Timecomplexity: Theuse-defchainof theLHS signaladdsthestatemento
itself. Therefore,theworstcasecomplexity is
Ø aSXTc . However, for eachstatement,
all theRHSsignalsneedto beexaminedto addthestatemento therespectivedef-
usechains,resultingin
Ø abX,Ãdñc . TheMT setis obtainedby traversingtheparse
treewhich maycontainall thestatements,andhencethecomplexity is
Ø aS5Xc .
To calculatethe backward constraint slice
Spacecomplexity: Theworstcaseis whenall thestatementsin thesurround-
ing logic occurin this slice,which is
Ø aS5XTc in space.
Time complexity: The statementsin the use-defchainof thesignalareob-
tainedin constantime. For eachof thesestatementstheMT setis alsoobtainedin
constantime. For eachreachingdefinition(RHSsignalsandsignalsin theMT set)
thecombinedsetof statements(all of 5X in theworstcase),thebackwardslice is
computed.Therefore,thecomplexity is
Ø aS5XÃòñc .
To calculatethe forward constraint slice




Time complexity: The statementsin the def-usechainof thesignalareob-
tainedin constanttime. For theLHS signalin eachstatement,theforwardslice is
computedin
Ø aS5Xc time. For eachstatementin the def-usechain,the MT set is
obtainedin constanttime. For eachuniquereachingdefinition (RHS signalsdif-




A Verilog RTL modelof theARM-2 processor[57] wasusedasthebenchmarkto
studytheeffectivenessof FACTOR. Theproposedtechniquewasappliedto mod-




Module Hierarchy Primary Primary Gatesin Surrounding Stuck-at
Name Level Inputs Outputs Design Logic Faults
ALU 2 77 36 3836 11463 11868
RF STR 3 101 99 7641 9658 28260
EXC 2 8 3 15 17284 108
FWD 2 29 4 84 17215 548
A commercialATPG tool wasusedto generatetestpatternstargeting the
stuck-atfaults in the MUT, using the original design(without slicing). The re-
sultspresentedin Table3.2, aregeneratedusinga 450 MHz UltraSPARC-II dual
processorwith 1 GB RAM. The processorlevel testgenerationwasnot run until




Name TestCoverage(%) Time(s) TestCoverage(%) Time(s)
ALU 0.19 18.6 99.8 0.7
RF STR 0.16 66.9 81.67 1.2
EXC 66.67 5.8 100 0.5
FWD 0.23 5.8 100 0.5
Average 0.83 14.3 95.02 0.68
to examinethe test coverageversustime (in systemCPU seconds)taken by the
ATPGtool to understandthedifficulty in testgenerationfor modulesembeddedin
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withoutusingPIERsto studyit contribution to themethodology.
The modulesALU, EXC and FWD are instantiatedat the samelevel of
hierarchyin the samemodule. The slicesobtainedat a higher level of hierarchy
duringslicing on ALU werereusedfor constraintslicing on EXC andFWD. Such
aconstraintsliceprovidestherequiredsubset(consistency theorem)of theoriginal
program. The higher level sliceswerealsousedto derive the constraintslice on
RF STR,which is embeddeddeeperin thesamehierarchy.
Constraintslicing was performedusing a 1 GHz Athlon processorwith
256MB RAM, while theUltraSPARC-II processor(specifiedpreviously)wasused
for synthesis.Table3.3 shows the time (in systemCPU seconds)for constraint
slicing andsynthesis.Notethathierarchicalslicing time maybemarginally higher
sinceit involvesmultiple steps.However, this differenceis substantiallycompen-
satedduringsynthesisandtestgenerationdueto thesmalleramountof surrounding
logic obtained. Note that the partial slicesat eachlevel of hierarchyinclude a
smalleranda morerelevantsetof statementsin the instantiatedmodules.In con-
trast, the instantiatedmodulesduring raw slicing includea union of all the state-
mentsrequiredby variousinstantiations.Therefore,the final constraintslice ob-
tainedthroughhierarchicalslicing is smallerthan the slice obtainedthroughraw
slicing.
The sliceswere synthesizedand combinedwith the respective gatelevel
MUTs. ThecommercialATPGtool (sameastheoneusedon theoriginal design)
wasusedto generatetestpatternstargetingthefaultsin theMUT. Theconsistency
theoremimplies that the resultingpatternsmaybe translatedto the full-chip level




Raw Slicing PIERs No PIERs
Module Slicing Synthesis Slicing Synthesis Slicing Synthesis
Name Time(s) Time(s) Time(s) Time(s) Time(s) Time(s)
ALU 0.21 1.23 0.23 0.73 0.78 2.46
RF STR 1.60 0.98 0.53 0.72 1.97 2.34
EXC 0.51 0.69 0.32 0.75 0.42 0.85
FWD 0.82 0.73 0.40 0.71 0.93 1.18
raw slicing. Tables3.5 and3.6 show the correspondingresultsusinghierarchical
slicing, with andwithout PIERs,respectively. Theabortlimit wasmaintainedthe
samein all thethreesituations.
Table3.4: TestGenerationusingRaw Slicing
Module Test ATPG ATPG Total
Name Coverage(%) Efficiency (%) Time(s) Time(s)
ALU 79.49 86.02 5.8 7.24
RF STR 16.03 22.49 23.0 25.58
EXC 100.00 100.00 0.7 1.9
FWD 87.12 87.66 0.6 2.15
Average 57.72 64.17 2.74 5.25
The total time for eachMUT includesthe time taken for constraintslicing
andsynthesis.The stuck-attestcoverageandthe tool efficiency improve signif-
icantly while achieving drasticreductionin the overall test generationtime. In
the particularcaseof the moduleRF STR, hierarchicalslicing (with andwithout
PIERs)improved the coveragesignificantly. Hierarchicalslicing, enhancedwith




Module Test ATPG ATPG Total
Name Coverage(%) Efficiency (%) Time(s) Time(s)
ALU 80.87 88.58 3.0 3.96
RF STR 81.49 84.56 1.4 2.65
EXC 100.00 100.00 0.5 1.57
FWD 94.91 95.12 0.6 1.71
Average 88.93 91.87 1.06 2.3
Table3.6: TestGenerationusingHierarchicalSlicing withoutPIERs
Module Test ATPG ATPG Total
Name Coverage(%) Efficiency (%) Time(s) Time(s)
ALU 47.62 63.11 8.6 11.84
RF STR 71.09 78.74 20.4 24.71
EXC 86.40 89.05 0.9 2.17
FWD 59.23 65.89 1.2 3.31
Average 64.14 73.48 3.71 6.77
beddedin thedesign,which shows that thehierarchicalapproachis usefulto deal
with large hierarchicaldesigns. Also, note that the coverageand testgeneration
timesfor themoduleEXC remainaboutthesamein all thethreecases.In thiscase,
the raw slicing wasby itself able to achieve the smallestpossibleslice from the
surroundinglogic.
Theuseof PIERsimproved(in a majority of themodulestargeted)thetest
coverageusingboth raw andhierarchicalslicing. This is mainly becauseslicing
terminatesat thePIERs,andtherebyeliminatesadditionalregistersthatwould be
presentif slicing wereto terminateonly at theprimary inputs/outputs,i.e, without




During the processof constraintslicing, the tool also helpsestimateany
loss in fault coverage. For example,the coverageobtainedfor the ALU module
is restrictedto about80% because10 out of its 13 inputs are driven by signals
decodedfrom asinglealu operationsignal.FACTORflagsawarningin suchcases
andprovidesdetailsabouttheMUT signalthat is affectedalongwith a traceof all
the signalsin the abortedpath. This informationcanbe exploited to modify/add
designelementsto improvetestability.
Theresultson thebenchmarksillustratethevariousaspectsof themethod-
ology. All the threeslicing approacheshelpedobtaina higher test coverageper
unit time. Theaverages(geometricmeans)of thetestcoverageandtimeprove that
constraintslicing reducestheATPGcomplexity to anacceptablelevel. Theslicing
methodologyproducesa smallerdesignthroughwhich the ATPG tool effectively
identifiesthe COI for eachfault site, and generatesthe test patternin a reason-
ableamountof time. Theseresultsvalidatetheoverall testgenerationmethodology







jects,with well-definedsemanticsandbehavior. Therefore,in principle it should
bepossibleto proveformally thatprogramsarecorrectwith respecto certainspec-
ificationswhich definethe allowed behaviour of the system.Therearetwo main
approachesto specifyinghardwarebehaviour, namely, (1) usetemporallogic [60]
to express“properties”,and(2) generatinga high-level modelof thesystem[31].
Correspondingly, verificationis performedby eithershowing thatthesystemsatis-
fiesthepropertiesor is consistentwith thehigh-level model.
Model checking [62] takesthefirst approach,i.e., specifyingpropertiesin
temporallogic andusingthemto validatethe systembehavior. Temporallogic is
a logic (usuallypropositionalor first order)augmentedwith temporalmodaloper-
ators,which allow reasoningabouthow thetruth valuesof assertionschangeover
time [58]. This logic canbe usedto expresspropertiesof a systembehavior, and
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canbebroadlyclassifiedassafetyandlivenessproperties[59].
	 A safetyproperty expressesthefactthatsomethingbadwill neverhappen.
	 A livenessproperty expressesthe behavior wherebysomethinggood will
eventuallyhappen.
For instance,thislogic canbeusedto expresstheassertionthatif proposition

 holdsin thepresent,thenproposition holdsat someinstantin thefuture.There
areseveral ways of specifyingpropertiesusing temporallogic dependingon the
underlyingmodelof timeandtheuseof temporaloperators.
In Linear TimeLogic (LTL), thenotionof time is thatof a linearly ordered
setwhich canbe thoughtof asa possiblesequenceof states.Four operatorsare
usedto describeLTL propertiesin dealingwith hardwareverification,viz. F, G, U
andX. Theseformulasaredefinedrecursively. If 
 and  areLTL formulas,then
	  is truein thepresentif at somemomentin thefuture  is true.
	  expressesthefactthat  is trueat everymomentof thefuture.
	
  meansthat  will hold true at somemomentin the future until which
time 
 will holdat all moments.
	  is truein thepresentif  is truein thenext instantof time.
Additionally,  
 , 
  and 
  arealsoLTL formulas.TheU operatoris
calledweakuntil if  doesnot necessarilyhold in the future,andstronguntil if 
definitelyholdsin thefuture.
Anothertemporallogic framework,ComputationalTreeLogic (CTL) is used
to expressthefactthatateachinstantof timethereexist many possiblefutures[61].
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In additionto theoperatorsdefinedfor LTL properties,it usesthe“universal”and
“existential” quantifiers, and  , to expresspropertiesover a discretemodelof
time. Eachbranchis definedasamaximallinearlyorderedsetof states.For exam-
ple,
	  is necessarilytruealongall branchesis representedby theformula    .
	  is possiblytrue at leastalongsomebranchis representedby the formula
   .
Figure4.1illustratessomeof theCTL formulas.Truthor falsehoodof tense
formulasarethoughtof asbeingrelativeto agivenbranchof thetreeorderedframe.
For example,   is truein thestaterepresentedby therootnode,if thereexistsa





Figure4.1: Illustrationof CTL formulas
To illustratetheuseof theseoperatorsto expresssafetyandlivenessprop-





A safetypropertycould be that the processornever entersan illegal state,
say g . This canbeexpressedas  g in LTL. In orderto find a counterexample
(abug) to thisproperty, it is sufficient to checkfor theexistenceof awitnessfor the
CTL property,   g , i.e., alongsomeexecutionpath,at sometime in the future,
theprocessorentersanillegalstate.
A livenesspropertycouldbe that theprocessornever hangs,i.e., it will al-
waysreturnto the fetchstate,g . This canbeexpressedin LTL as  g . A coun-
terexamplefor this would beaninfinite sequenceof stateswhich doesnot include
the fetchstate,expressedin CTL as   g , i.e., alongsomeexecutionpath,the
fetchstateis never reached.
4.1 Model Checking
Theprocessof analyzinga designfor thevalidity of propertiesstatedin temporal
logic is called model checking[62]. The input to a model checker is a formal
descriptionof the design,andthe resultis a setof stateswhich satisfiesthegiven
property, or awitnessof asequencewhichviolatestheproperty.
Modelcheckingcanbedoneby explicitly checkingif thepropertyholdsfor
eachstate,but thisis possibleonly for designswith smallnumbersof states.McMil-
lan [63] developedefficient techniquesto manipulateBooleanformulasin model





In practice,theprimarybenefitof modelcheckingis findingbugsratherthan
providing formal proofsestablishingdesigncorrectness.Moreover, designerscan
usuallydefinethe boundson the numberof stepswithin which a propertyshould
hold. This leadsto theideaof BoundedModelCheckingwhichexploits theseideas
for amorepragmaticapproach.
4.2 BoundedModel Checking
In this paradigm,a finite prefix of a path, that may be a solution to an existen-
tial modelcheckingproblem,is considered.For instance,checkingthe“universal”
property ! #"%$'& c is equivalentto finding a witnessto its dualwhich is the “ex-
istential” property  ( #"*)$+& c . The key idea is basedon searchingfor a coun-
terexamplein a finite “unfolding” (with respectto time steps)of thedesignunder
verification. By systematicallyincreasingthe unfolding depthto a boundedinte-
ger k, this approachcheckswhetherthe target canbe reachedin k+1 steps. The
approachsuggestedby Biere et al. [36] introduceda SAT basedboundedmodel
checkingprocedurefor checkingLTL properties.It involveda two stageprocessof
(1) generatinga setof propositionalclausesfrom the designunderconsideration,
and (2) usingan efficient SAT solver to find a satisfyingvariableassignmentin
polynomialtime.
The approachavoids the expensive fixed-pointcomputationsin the model
checkingalgorithms,while beingpracticallyusefulfor verifying temporalproper-
ties.Coptyetal. [38] describedthebenefitsof boundedmodelcheckingat Intel, on
designstakenfrom thePentium4 processor. A BMC checker with a SAT solver is
reportedto besuperiorto onewith a BDD package.This approachbecomescom-
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pleteandprovesunreachabilityof the target, if it canbe conclusively proven that
thediameterof theSTGis no larger thanthe largestboundfor which theproperty
hasbeenchecked. Structuralalgorithmsto estimatea tight boundon this diame-
ter [39] with a linearsweepof thedesignhasshown greatpromisein makingthis
approachmorerobustandviablefor verifying largedesigns.
Currentimplementationsrely on SAT techniques,which wereoriginally in-
ventedto analyzeBooleanexpressionsandnot hardwarecircuits. Therefore,it is
imperative for any CAD techniquewhich usesa SAT solver, to translatetheprob-
lem into a Booleanformulausuallyrepresentedby propositionalclausesdescribed
in conjunctive normal form (CNF). However, the CNF for a function given asa
circuit is in generalexponentiallylargerthanthecircuit itself [64] becauseit intro-
ducesvariablesfor eachinternalwire. This alsomeansthata SAT-basedapproach
for hardwareverificationcannotmake useof the structuralinformationof thede-
signthatis inherentlypresentin its HDL program.Additionally, sequentialdesigns
needto betime-wiseunrolledbasedonthepre-determinedsetof timeframes,into a
purelycombinationalcircuit. This is aseriouslimitation of this techniquewhenap-
plied to thelargesequentialcircuits,which areprevalenttoday. Thesecircuitsalso
useartifactssuchastri-statelogic which cannotbehandledby native SAT solvers
withoutextensiveremodeling.
A simulationbasedapproachfor BMC wasrecentlyproposedto overcome
someof theselimitationshasbeenproposedby BinghamandHu [64]. Thecase-
splitting heuristics,which have beenthehallmarkof SAT solvers,havebeensacri-
ficedfor thecapacitythatsimulationbasedtechniquescanoffer. Thismayseverely
undermineits capabilityto establishunsatisfiability, therebystill leaving theneed
for structuraltechniquesincorporatingsimulationsuchassequentialATPG.
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4.3 Symbolic Trajectory Evaluation
Traditionalsimulationof hardwaredesignsto checktheir correctnessis not only
ineffectivein catchingsubtlebugs,but is oftenatediousprocess.Symbolicsimula-
tion, whichusessymbolsratherthanactualvalues,wasfirst proposedfor hardware
reasoningin thelate1970s[65]. However, it wasthedevelopmentof OBDDs[44],
for efficient representationof Booleanfunctionsandtheir manipulation,thatgave
impetusto this approach.
Ternarysimulationof VLSI circuitsusesa third value , to thesetof possi-
ble signalvalues- &/.1032 , to indicateanunknown or indeterminatelogic value.This
value , is a lower boundon every pair of values,andallows tremendousspeedup
of simulationaseachpatternpotentiallyrepresentsmorethanoneof theoperating
conditions. Informationorderingwas introducedfor more efficient reasoningof
thesimulationresults.In orderto makeall theoperationsmonotonicover informa-
tion ordering,anupperboundthatcompletesthe latticestructure,4 , representing
an over-constrainedlogic value,wasintroducedto imply a nodewhich is both 0
and1 at the sametime. Thus,a quaternarymodel - &/.103. , . 4 2 wasdevelopedto
efficiently representandmanipulatethesimulationprocess.
4.3.1 Trajectory Formulas
A new generationof symbolic simulation-basedhardware verification [35] uses
a modifiedsymbolicsimulatorto verify formulasdescribedin a limited form of
temporallogic. This logic allows theuserto expresspropertiesof a circuit over a




	 Simplepredicates.If 576 is a nodein a digital circuit model,then 57698;: & and
56!8;: 0 aretrajectoryformulas.
	 Conjunction.If <>= and <@? aretrajectoryformulas,thensois  <>=  <A?Lc .
	 Next Time. If < is a trajectoryformula,thensois BC< .
	 DomainRestriction.If < is a trajectoryformulaand D is a Booleanexpres-
sionoversymbolicvariables,then <FEHGAIKJCD is a trajectoryformula.
A conjunctionhasa naturalinterpretationasthe leastupperboundon the
latticeelements.For example,if <L= specifiesthata nodemustbe0 at a particular
time step,and <@? specifiesthat the samenodemust be 1 at that time step,then
 <>=  <A?0c specifiesthenodemustbe 4 at thattimestep.Thismaybeflaggedasan
inconsistency in thespecification.However, disjunctiondoesnotcorrespondto the
greatestlower bound,andthereforedisjunctionandnegation(which canbe used
with conjunctionto imply adisjunction)arenotallowedin TFs.EachTF is asetof
5-tuples,whereeach5-tupleis of theform MN . 5 .PO.RQS03.RQUTWV , whereN is aBoolean
guardcondition, 5 is thenameof a nodein thecircuit, O is a Booleanvalue, QS0 is
thestarttimeand QUT is theendtime. This tuplemaybetranslatedinto thefollowing
statement:
Node J hasa value X fromthe time Y[Z to Y]\ underthe conditionthat ^ is
true. If ^ is falseandthe tuple is part of theantecedent,thenthenode J takeson
thevalueof its next-statefunctionappliedto its presentstate. If ^ is falseandthe
tupleis part of theconsequent,thenno check is performedon thenode.
Thelogic retainsenoughexpressivepower to describetiming andstatetran-
sition information,but remainssimpleenoughto becheckedby a symbolicsimu-
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lator. It is designedasa compromisebetweenexpressivepower andeaseof evalu-
ation.
4.3.2 Assertions
A trajectoryassertionhasthe form _a` b c7d , where ` and c are trajectoryfor-
mulasrepresentingthe antecedentandconsequent.An antecedentis a usercon-
straint on the inputs and a consequentassertsthe expectedvaluesof simulation
on the output nodes. A trajectory assertionis implicitly universally quantified
over any symbolicvariablesthat appearin it. For example,the simpleassertion
_feg5h1ikjmln8;: 0 b o]p Q h1ikjml>8;: & d assertsthat from any statein which eg5h1ikjml is 1, in the
next stateoqp Q h1irjsl mustbe0.
More succinctspecificationsmaybeexpressedby usingsymbolicvariables
to representa set of suchassertions.Other typesof assertions[35] to describe
sequencesand iterationsallow moreexpressiveness.A successfulsimulationes-
tablishesthat eachsequenceof statesin the circuit modelwhich satisfies̀ also
satisfiesc . Any mismatchis reportedasa bug tracewhich encompassesthecom-
pletesetof failing bugs,which is averyusefulfeaturefor debugging.
Theseassertionsareusuallyexpressedin a generalpurposelanguagesuit-
ablefor thesimulationengine.Complex assertionsmaybenaturallyexpressedin a
hierarchicalmannerusingfunctionsandprocedurecallsprovidedby thelanguage.






ing tests,thecapabilitiesof thesetechniquesto successfullydealwith complex de-
signshasattractedconsiderableattentionin otherdesignautomationdomains.For





thecircuit. Usingourprocessorexamplefrom thepreviouschapter, the“bad” event
is that the processorgoesinto an illegal state. An ATPG tool could be usedto
searchthroughthepotentialsolutionspace,seekingto find thecounterexampleby
justifying theillegalstatebackto aninitial state.
The useof sequentialATPG for model checkingwas proposedby Bop-
pana[40]. This work focusedprimarily on safetypropertiesandstudiedthe ef-
ficiency of sequentialATPG algorithmsfor state-spacexploration. It wasnoted
thatthemainbenefitsof usingATPGare(a) implicit storageof statesateachtime-
52
frame,and(b) anoptimumbalancebetweena breadth-firstsearchanda depth-first
search.ChengandKrstic [67] discussedtheuseof ATPGfor verification,including
combinationalequivalencecheckingandsafetypropertychecking.Theproperties
suggestedincludedtristatebuscontentionandasynchronousfeedbackloops.ATPG
andSAT algorithmswerecomparedby Parthasarathyet al. [68]. This work iden-
tified the tradeofs betweenthe two algorithms,andpointedout that ATPG could
dealnaturallywith real-world primitivessuchastri-statebusesandhigh-impedance
logic values. HsiaoandJain [42] alsosuggestedthe useof sequentialATPG for
verifying safetypropertiesof the type  t
 andcomparedthis with OBDD-based
approachesusing a simulation-basedATPG with a geneticalgorithm. All these
approacheshave shown that ATPG could performthe state-spacesearchwithout
needingthecompletestate-spaceinformationat onetime.
Althoughcheckingfor a safetypropertyor moreprecisely, finding a coun-
terexampleto aninvariant,canbedoneeasilyusingATPGtechniques,it wasnever
shown how livenesspropertiescanbechecked. A methodology[46] for overcom-
ing this limitation is presentedin thefollowing section.
5.1 ProposedApproach
A key requirementfor a techniqueto be usableby designersis that it shouldfit
seamlesslyinto the normal designflow. Therefore,in this approachan existing
ATPGtool is usedwithoutany modificationsalongwith acircuit descriptionwhich
is compatiblewith the ATPG tool. In addition,a small circuit is usedwhich will
guidetheATPGtool in checkingfor adesiredproperty.
Propertiesstatedastemporallogic formulasof thetype  
 , wherep is a re-
strictedpathformulain which only statesub-formulasthatareatomicpropositions
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areconsidered[69]. The proposedapproachautomaticallymapsboth safetyand
livenessproperties,aswell asanupperboundonthenumberof stepsto beverified,
into a monitorcircuit with a target fault. This allows any existing ATPGtool to be
usedto generatea testfor the fault. A testfor the fault becomesa witnessfor the
property. If the fault is determinedto be untestable,thepropertyis guaranteedto
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are generatedfor propertiesof interestusing the relevant signal namesfrom the
original design,withoutmodifying theoriginal designor theATPGtool.
ATPGis well suitedfor finding a test(or a witness)for a valueon a chosen
signalin acircuit. Therefore,checkinganLTL propertyin thecircuit canbereduced
to finding a witnessfor the dual of the equivalentexistentialCTL property[36].
Thus,in orderto testfor anLTL propertywith a boundof 5 , t
 (at sometime in
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thefuturewithin 5 cycles,
 will betrue),ATPGcanbeusedto find a sequenceof
length 5 where
 is not true(i.e., a witnessfor    
 ). Thefinite-statemachines
representingthemonitorcircuitsfor theproperties, t
 and  W
 aredescribedin
thenext sectionfor aboundof 5 . Thepropertyis satisfiedif thefinal (or accepting)
stateis reached.Thetarget fault for ATPGis theoutputof thegatewhich encodes
this final state.
5.2 Property Monitors
Figure5.2illustratesthemonitorfor the  t
 property. Thesearchstartsin thestate
indicatedby 1, andif atany time 
 is satisfied,a transitionis madeto theaccepting
stateindicatedby 5 . ATPG is usedto generatea stuck-atfault on theoutputof a
gateencodingthefinal state5 . A valid testgeneratedfor thefault indicatesthatthe
propertyis satisfied,andanuntestablefault provesthat theredoesnot exist a state












Figure5.2: Monitor for  t

A similar monitor is usedto checkanotherproperty, (boundedliveness) de-
notedby  u
 , asillustratedin Figure5.3 for a boundof 5 . Here,a transitionto
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theacceptingstatelabeled5 , is madeonly if 
 is satisfiedat every otherstatein a
statesequencestartingfrom thestartstate.Therefore,a successfullygeneratedtest
sequenceprovestheexistenceof a sequencewhere







start p p p p p
n−1 n2
Figure5.3: Monitor for  

In acasein whichtheactualnumberof statesin awitnesssequenceis longer
than 5 , the last 5 statesof thesequencearereturnedby ATPG.Thedesignwould
beforcedinto thestartstateby ATPGusinganinitialization sequence.
5.3 Results
Thetechniquewasappliedto theISCAS89benchmarkcircuits.Thepropertymon-
itors have beendescribedin Verilog, thensynthesizedto thegatelevel, andfinally
composedwith theoriginal design.A commercialsequentialATPGtool [70] was
usedto generatethe witnesses.The resultswere comparedwith a free research
versionof a boundedmodelchecker, which wasoriginally developedat Carnegie-
Mellon University, andis now availablefrom CadenceBerkeley Labs[72]. All of
theexperimentswereperformedon a SunMicrosystemsUltrasparcII systemwith
dualprocessors,eachrunningat 450MHz andwith 1 GB of memory.
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Thepropertiesof theISCAS89 benchmarkcircuitswerederivedby logical
compositionof all theoutputswithoutany specificdistinction,assufficient to eval-
uatethis approach.LTL properties,without nesting,havebeenusedasrequiredby
Cadence-SMV. BMC for LTL propertiesis accomplishedby searchingfor awitness
to thedualof thecorrespondingexistentialCTL property.
For eachof thebenchmarkcircuits,thesafetypropertythatwasconsidered
was  U ov=xwyo]?zw{1{|{}wyoq~6c $& c , where o is the eg outputof the circuit, i.e., for
all timesin thefuture thereexistsat leastoneoutputthat is zero. ATPGwasused
to find a witnessfor  ! U ov=wvoq?w{1{1{Kw[oq~6c $0 c , i.e., thereexistsa futurestatein
which all of the outputsare1 simultaneously. Table5.1 shows the resultsof this
experiment.Thefirst four columnsgive thecircuit nameandits detailssuchasthe
numberof I/O pins,thenumberof combinationalgatesandthenumberof sequential
elementsrespectively. Thefifth columnindicateswhetheror not a counterexample
exists(indicatedby “Y” or “N”); thepropertyis satisfiedfor somecircuitsbut not
for others.Thefinal twocolumnsshow theCPUtimesin secondsfor bothBMC and
ATPG,respectively. BMC wasunableto generatethe SAT clausesfor the largest
circuitsasindicatedby a “-” in thetable.
The livenesspropertyconsideredwas ! R o[=woq?zw{1{|{wo]~6c $& c , where oq
is the e; output;i.e., thereexistsa statesequenceof length 5 within which at least
oneof its outputsis 0. ATPGwasusedto find awitnessfor thedualCTL property,
i.e.,  ( U ov=>wvoq?wy{1{1{wvoq~6c $0 c , i.e., a sequenceof statesof length 5 , in which at
eachstateall theoutputsaresimultaneously1.
Theresultsarepresentedin Table5.2 for differentvaluesof theboundwith
5 = 5, 15, and25 respectively. For eachbound,thefirst columnindicateswhether
a counterexampleto thepropertyexists (indicatedby “Y” or “N”), while thenext
two columnsgivethetimestakenby BMC andATPG,respectively.
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Table5.1: CheckingEFPropertyfor AND of All Outputs(Bound= 15)
Circuit Primary Comb. Seq. Counter- BMC ATPG
Name In + Out Gates Elem. Example? CPU(s) CPU(s)
s27 6+1 10 3 Y 0.22 0.1
s820 20+19 289 5 N 1.52 0.1
s832 20+19 287 5 N 1.49 0.1
s1488 10+19 653 6 N 2.61 0.2
s1494 10+19 647 6 N 2.73 0.1
s386 9+7 159 6 N 0.72 0.1
s510 21+7 211 6 N 0.82 0.1
s208.1 12+1 104 8 Y 0.73 0.1
s298 5+6 119 14 N 0.96 0.2
s344 11+11 169 15 N 3.32 0.1
s349 11+11 170 15 N 4.64 0.1
s420.1 20+1 218 16 Y 1.53 0.1
s1196 16+14 529 18 N 3.17 0.1
s1238 16+14 508 18 N 3.27 0.1
s641 37+24 380 19 N 2.68 0.1
s713 37+23 393 19 N 2.43 0.1
s382 5+6 158 21 N 1.25 0.2
s400 5+6 164 21 N 1.26 0.1
s444 5+6 181 21 N 1.44 0.1
s526 5+6 193 21 N 1.68 0.2
s953 18+23 395 29 N 3.4 0.2
s838.1 36+1 446 32 Y 3.48 0.1
s1423 19+5 657 74 Y 5.15 2.2
s5378 37+49 2779 179 N 10.22 0.3
s9234.1 38+39 5597 211 N 24.5 0.3
s9234 21+22 5597 228 N 24.29 0.3
s15850.1 79+150 9772 534 N 78.23 1.1
s15850 16+87 9772 597 N 76.85 0.9
s13207.1 64+152 7951 638 N 65.63 0.7
s13207 33+121 7951 669 N 64.14 0.7
s38584.1 40+304 19253 1426 N - 3.6
s38584 14+278 19253 1452 N - 2.9
s38417 30+106 22179 1636 N - 28
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Table5.2: CheckingEGPropertyfor AND of All Outputs(VariousBounds)
Bound= 5 Bound= 15 Bound= 25
Circuit Ctr.- BMC ATPG Ctr.- BMC ATPG Ctr.- BMC ATPG
Name Ex. sec. sec. Ex. sec. sec. Ex. sec. sec.
s27 Y 0.21 0.1 N 0.21 0.2 N 0.31 0.2
s820 N 0.91 0.1 N 1.21 0.1 N 1.75 0.2
s832 N 0.92 0.1 N 1.34 0.1 N 1.73 0.1
s1488 N 1.54 0.1 N 2.02 0.2 N 2.95 0.2
s1494 N 1.51 0.2 N 2.05 0.1 N 3.1 0.2
s386 N 0.46 0.1 N 0.58 0.1 N 0.88 0.1
s510 N 0.54 0.2 N 0.8 0.2 N 1.09 0.1
s208.1 Y 0.4 0.1 N 0.65 0.3 N 1.08 0.3
s298 N 0.42 0.5 N 0.59 0.4 N 0.93 0.4
s344 N 0.86 0.1 N 1.73 0.1 N 4.73 0.2
s349 N 0.89 0.1 N 1.91 0.1 N 4.39 0.1
s420.1 Y 0.71 0.2 N 1.47 0.3 N 2.73 0.4
s1196 N 1.2 0.1 N 1.73 0.1 N 2.35 0.2
s1238 N 1.24 0.2 N 1.74 0.1 N 2.54 0.1
s641 N 0.91 0.1 N 1.24 0.1 N 1.86 0.1
s713 N 0.94 0.2 N 1.19 0.1 N 1.57 0.1
s382 N 0.56 0.2 N 0.68 0.1 N 0.98 0.1
s400 N 0.52 0.1 N 0.71 0.1 N 0.98 0.1
s444 N 0.51 0.2 N 0.69 0.1 N 1.01 0.1
s526 N 0.64 3.6 N 3.94 4.2 N 168.6 3.5
s953 N 1.16 0.1 N 1.68 0.2 N 2.16 0.2
s838.1 Y 1.57 0.1 N 2.88 0.3 N 5.28 0.5
s1423 N 1.75 2.2 N 2.63 2.3 N 3.65 2.2
s5378 N 7.13 0.2 N 8.77 0.3 N 11.75 0.3
s9234.1 N 10.83 0.5 N 12.53 0.5 N 14.95 0.5
s9234 N 10.49 0.4 N 12.34 0.5 N 14.82 0.5
s15850.1 N 32.08 0.9 N 36.77 1 N 45.55 0.9
s15850 N 32.81 1 N 36.87 0.799 N 46.41 1
s13207.1 N 25.99 0.6 N 30.95 0.6 N 38.68 0.7
s13207 N 25.67 0.6 N 30.73 0.699 N 38.6 0.5
s38584.1 N - 3.4 N - 3.3 N - 3.2
s38584 N - 2.8 N - 2.9 N - 2.7
s38417 N - 3 N - 2.9 N - 2.8
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Thepeakmemoryusagefor BMC (SMV + the“Zchaff ” SAT solver)wasap-
proximately150MB for thelargestcircuit thatit couldhandle,i.e. s13207.It could
nothandlethelargerdesigns.In contrast,thepeakmemoryrequirementfor ATPG,
including the largestdesign,is only about50 MB. However, for the smallestde-
sign,i.e. s27,ATPGrequiresup to 34MB, while BMC requiresonly around1 MB.
TheSAT-basedapproachrequireslessmemoryfor verysmallcircuits,howeverthe
memoryrequirementgrowsveryquickly asthenumberof generatedclausesgrows
with thesizeof thecircuit andthebound,5 . In contrast,thememoryrequirement
for ATPGgrowslessrapidlywith theincreasingdesignsize,asits primarymemory
requirementsarefor therepresentationof thecircuit structureandthevaluesof the
nodes.
Finally, verification at the gate level using structuraltechniquessuch as
ATPG,allows proving propertiesin designswith “real” artifactssuchastri-states,
multipleclocksandswitches.
5.4 SelectingBounds
Table 5.2 also highlights someinterestingtrendsin the behavior of the two ap-
proachesasthebound,5 , is increased.As describedpreviously, therecommended
approachwhenusingboundedmodelcheckingis to startwith a smallbound,look
for a counterexample,andthento progressively increasethe boundfor checking
whetherthe propertyholds for larger and larger bounds. The time requiredby
BMC increasesasthe boundis increased.In particular, for circuit s526,the time
increasesfrom lessthana secondfor 5 $ to over 150 secondsfor 5 $Tv . In
contrast,thetime requiredby ATPGremainsapproximatelythesame,independent
of the boundfor the circuit. In real designswith large sequentialdepths,it is not
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alwayseasyto guessanaccurateinitial valuefor thebound. An ATPG-basedap-
proachcanstartwith arelatively largeboundfor 5 without incurringalargepenalty
in CPUtime. Recenttechniquesin estimatingthediameterof theSTG[39] could
provide this bounda priori , guaranteeingthecompletenessof themethodologyfor
propertychecking.
5.5 SAT VersusATPG Engines
Both SAT andATPGarecomputationallyexpensive algorithmsandbelongto the
classof NP-completeproblems[73, 74]. However, in practiceseveral heuristics
have beenproposedfor both of thesetechniquesto prunethe searchspaceeffec-
tively. Thesesolutionsarebasedon searchtechniquesin whichall possiblecombi-
nationsof inputsaresearchedimplicitly.
Most leading,non-commercialSAT solversarebasedon theDavis-Putnam
Procedure[75], which is basedon theidentificationof unit clausesandoncomput-
ing the resultingimplications. The bestknown versionof this procedureis based
on a backtrackingsearchalgorithmthatat eachnodein thesearchtree,selectsan
assignmentandthenprunesthesubsequentsearchspaceby iteratively applyingthe
unit clauseandthepureliteral rules[76]. AnotherSAT solver GRASP[77] com-
binespreviouslyproposedsearch/pruningtechniquesandidentifiessomenew ones.
Additionally, GRASPusesa powerful conflict detectionprocedureandrecordsthe
causesof conflictsto increasethe speedof pruning. Zchaf [78] is a high perfor-
manceSAT solver thatachievesan improvementof two ordersof magnitudeover
previous SAT solversthroughthe clever andefficient implementationof Boolean
Constraint Propagation (BCP)andalsothroughlow overheaddecisionstrategies.
More recently, a hybrid approach[79] combiningtheadvantagesof bothstructural
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andConjunctiveNormalForm (CNF)basedalgorithmswasshown to befasterthan
ZChaf.
CombinationalATPGalgorithms[1], suchasD andPODEM,usethestruc-
tural informationof a designfor decisionordering,justifying andpropagatingthe
decisionassignments.Thesealgorithmshave comparablecomplexity to the SAT
techniques.Thesearchalgorithmsemployedfor sequentialsystemsuseamodified
versionof a combinationalcircuit searchsystem.Figure5.4(b)illustratesan Itera-
tive Logic Array (ILA) modelof thesequentialcircuit shown in Figure5.4(a).The
ILA model is an unrolledversionof the sequentialcircuit in which the flip-flops
arereplacedby environmentvariablesg and ! , which representhestateof the
circuit andits primary inputs,respectively at time e . In this model,a copy of the
circuit at time e is referredto asa [>e . Notethateveryframeis acombinational


















Figure5.4: A SequentialCircuit andits ILA Model
The algorithmsdevelopedfor SAT andcombinationalATPG could be ap-
plied to theILA model,but this naive approachis inherentlylimited in thesizeof
the designsthat it canhandle. The numberof time framesfor which the designs
needto beunrolledgrowsexponentiallylargeasthenumberof sequentialelements
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increase.However, sinceall the time frameshave the identicalstructure,thereis
noneedto actuallyconstructthecompletemodelof theILA. Instead,asinglecopy
of thestructuralmodelis storedandonly thesignalvaluesin differenttime frames
needto be maintained.Moreover, the time framescanbe incrementedin a step-
wisemannerto find theshortestpossibletestwhich is morememoryefficient than
unrolling thedesignasdescribedpreviously.
An efficientATPGsearchalgorithmusesanILA modelandassumesthatthe
circuit startsin anunknown state,i.e. all “Xs”, thenfindsaresetor synchronization
sequenceto a known state. In the propertycheckingframework, the ATPG starts
thecircuit in theall “X” stateandsearchesfor asequenceof input vectorsthatwill
activatethecircuit propertyby producinga logic oneat theoutputof theproperty
monitor. This framework is consistentwith the one usedin classicalBMC that
tries to find the setof stateswhich satisfyor contradicta property. If the search
determinesthat themonitoroutputcannotbeset,thenit is guaranteedthatthereis
no sequenceof statesof length F5 whichwill satisfyor contradicttheproperty.
It is clearthatonly the sequentialATPG statejustificationphaseis needed
in order to prove that a propertyis satisfied. The memoryrequirementsarealso
significantlylowerfor ATPG,sinceunlikeSAT, ATPGneedsonly to storethestates




Thecomplexity of theverificationprocessrequiresits divisioninto simplertasksby
exploiting themodularstructureof thesystem.Thisis oftenachievedby decompos-
ing andabstractingboththeimplementationandspecification.Suchmethodologies
for hierarchicalverificationincludeassume-guaranteereasoning[81] andcompo-
sitional minimization[82]. Compositionaltechniqueshavebeenshown to improve
the scalability of model checking[83]. RTL reduction[84] to eliminateunnec-
essaryportionsof the circuit hasbeenproposedto speeduppracticalverification
usingsymbolicmodelchecking. This sectiondevelopsa similar approachusing
HDL slicing to improve the performanceof the proposedATPG-basedapproach
for boundedmodelchecking.
SequentialATPG tools by themselveswork well only on moderatelylarge
designs[85] andarenot ableto handlea completeprocessordesign,for example.
Therefore,in order to be able to usethe ATPG-basedpropertychecking(as de-
scribedin Chapter5), a divide-and-conquerapproachis desiredto checktheprop-
ertiesof individual componentsor moduleswithin a largedesign.This would re-
quire that thecounterexamplegeneratedfor a propertybe translatedto thesystem
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interface. Additionally, the assumptionsmadeaboutthe interactionsbetweenthe
ModuleUnderVerification (MUV) andits surroundingmodules,needto beincor-
poratedinto thetemporallogic specification.
TheproposedapproachextendstheATPG-basedpropertycheckingfor un-
boundedlivenesspropertiesandusesthe programslicing methodologyfor accel-
eratingtestgeneration(describedin Chapter3) to provide a powerful framework
for validatingdesigns.Theprogramslicing approachcanbeusedto overcomethe
problemsof modularboundedpropertycheckingwhendealingwith largedesigns.
Theconstraintslice for a MUV encompassesits interactionswith thesurrounding
environmentanda synthesizedconstraintsliceimplicitly forcesa gate-level ATPG
tool to generateawitness(or acounterexample),which is valid at thesystemlevel.
If thefault is untestable(with theconstraintslicein place),thenthepropertyof the
MUV holdstruewithin thegivenbound.
Note that programslicing techniquescanbe usedwith the SAT-basedap-
proachfor BMC aswell. However, the sizeof the modulesthat canbe handled
by Cadence-SMV(usingthe ZChaf SAT Solver) is limited, asshown by the re-
sultsin Chapter5. Thiswouldrequireselectingsmallerandmoredeeplyembedded
moduleswithin a design,which would resultin a surroundingenvironmentthat is
too large for a tool suchasCadence-SMVto handle.Moreover, theapproachhas




primary inputs/outputsfor constraintslicing. The useof PIERsin this methodol-
ogywill acceleratethegenerationof witnesses(or counterexamples)for properties.
Note that the target fault is an output by itself; and therefore,the useof PIERs
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aspseudoprimary outputsis not required. It is sufficient to identify thoseregis-
ters which can be written into, and to be able to translatethe generatedwitness
(or counterexample)to the systemlevel using the sameload instruction. As the
PIERsonly actasadditionalinputsandprovide bettercontrollability of the target
fault, an untestablefault implies that a testpatterncannotbe found at the system
level aswell. Similarly, asuccessfullygeneratedtestpatterncanbetranslatedback
to thechip-level, usingthe load instructionsfor thepseudo-primaryinputs,andis
thereforea valid witness(or acounterexample)for thepropertybeingchecked.
6.1 UnboundedLi veness
Themonitorcircuit for  u
 , describedin Figure5.3,checksfor boundedliveness,
which is searchingfor a sequenceof stateswhere 
 is true, within the selected
bound.However, unboundedlivenesscheckingrequiresfinding a loop in theSTG,
in which every statesatisfies
 . This meansthat the final acceptingstatearrived
at by thewitness,shouldbea statethathasalreadybeenreachedin theprior time
steps.This is doneusinganadditionalsetof  (where  is thebound)registers
which is addedto thesynthesizableHDL descriptionof themonitorby definingit
asa memory. A valid sequenceof thestateencodingis storedby this memoryas
the searchexpands.At every clock cycle wherethe desiredstateis reached,it is
comparedagainstthesetof prior valid statesandany repetitionis inferredasaloop.
Thisapproachperformsexactly thesamecheckasin SAT-basedBMC approachto
checkfor a loop in theSTG[36].
An examplegenericmonitor for checkingunboundedlivenessis given as
follows. It checksfor counterexampleswith up to 31 steps,with a monitor state
machinewith up to 15 states.Thesevaluesareshown for illustration,andcanbe
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changedappropriatelyto suit therequirementsin specificinstancesonBMC.
/* Property Monitor for Unbounded Liveness */
module monitor (clk, state, p, SA0);
parameter N = 31;
parameter R = 4;




reg [R:0] state ctr, i;
reg [M:0] state mem [1:N];
reg loop flag;
assign SA0 = loop flag;
always @(posedge clk)
begin
if (p && (state ctr < N))
begin
state ctr = state ctr + 1;
state mem[state ctr] = state;
if (state ctr == 12)
begin:break
for (i = N-1; i > 0; i = i-1)
begin
if (state == state mem[i])
begin
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state ctr = 0;





  whichconformsto thestandarddefinitionof
the“stronguntil” operatorin CTL is shown in Figure6.1.Thispropertychecksfor
a statesuchthatthereexistsa finite sequenceof inputs ek . es= . ek? . {1{1{ . e;h suchthat 
is trueat thestateresultingin theapplicationof theinputsequenceek . es= . eg? . {1{1{ . egh
and
 is truein all prior states.Theargumentfor why thiscircuit wouldguideATPG
into finding a witnessfor the propertyis similar to the onefor the  
 property
above.
Theseimprovementsleadto anelegantapproachto checkpropertiesof the
type  
  , which can be expressedusing the existential operatorsof CTL as
L    _   
z 3sd . Thenecessaryboundedcheckmaybeperformed
by searchingfor a witnessto either    or _    
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Figure6.1: Monitor for  
 
fer thatthemonitorsfor bothof these“existential”properties(asdescribedearlier)
maybedirectly usedto find acounterexampleto this importantproperty.
Thepropertycheckingtechniquecaneasilybeadaptedto check“existential”
CTL propertiesaswell andthereforeequallysuitablefor CTL propertychecking.
This is achievedby searchingfor awitnessto theexistentialpropertywithin agiven
numberof time steps.If a counterexampleis found, the propertyholdstrue; oth-
erwise,thepropertydoesnot hold within thespecifiedbound.Themethodologyis
alsonot limited to checkingCTL or LTL propertiesonly. It canbeusedto check
otherpropertiesof thedesignthatcanbeexpressedin synthesizableHDL, but may
nothavedirectcorrespondenceto eitherof theformal languages.Theuniquenature
of this approachmakesit verypowerful for verifying designsin practice.
6.2 Resultsand Analysis















The control moduleis chosenas the MUV, and its finite statemachineis
presentedin Figure6.2. Thesetof propertiesthathave beencheckedareitemized
asfollows.
	 VP1: Thereexistsafinite inputsequenceresultingin astatewhereanexcep-
tion is raised.
	 VP2: Thereexistsafinite inputsequenceresultingin thehalt state.
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	 VP3: An instruction(afterbeingfetched)requiresat most5 clock cyclesto
complete,if anexceptionis not raised.
	 VP4: It is possiblethat theexecutionof an instructionmaynot returnto the
fetch statewithin 5 clockcycles,if anexceptionis allowedto beraised.
	 VP5: It is possibletoenterthehaltstateandremainthereforever. Unbounded
livenessis implied.
	 VP6: If the systemis in the halt state,thereexists a finite input sequence
resultingin someotherstate(without having to resetthemachine).
	 VP7: If the systemis in a stateotherthanthe Start state,for every infinite
sequenceof inputs, 
¢$  Qm£|¤¦¥ K§q§e;NK5  ¥©¨ e Q  6K6[ is true at some
resultingstate.Unboundedlivenessis checkedusingmemories.
	 VP8: It is always true that the STOP signal remainsun-asserteduntil the
systementersthehalt state.Themethodologyfor checkingCTL properties
of thetype  
  is usedhere.
	 VP9: Thetrivial case  L for checkingthepropertyVP8 is eliminatedand
re-checked.
Thesepropertiesweremethodicallychosensuchthatthey checkfor impor-
tant features(explainedlater in thesection)of theMUV andeliminatethechance
of any non-trivial solutions. The fetch staterefersto IF1 in the figure. Dummy
outputsneededby the propertymonitorsto observe thesignalsin the MUV were
addedto theoriginalVIPERdesignandsynthesizedto thegatelevel. ThePIERsin
thedesignwereidentifiedandusedaspseudoprimaryinputsduringthegeneration
of the constraintslice usingFACTOR. The relevantslice of the designS VIPER,
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wasgeneratedby combiningtheMUV with thegeneratedconstraintsliceandsyn-
thesizingit to the gate-level. The slicing (in the caseof S VIPER) andsynthesis




Module Comb. Seq. Time
Name Gates Elem. (secs.)
VIPER 3202 219 76.80
S VIPER 449 14 37.11
The timesshown arein userCPU secondsandincludesynthesistime (us-
ing flatten mode)and slicing time (for S VIPER) time for eachtarget. All the
experimentswereconductedusinga 450MHz UltraSPARC-II dualprocessorwith
1 GB RAM. Commercialtoolswereusedfor all gate-level synthesisandsequential
ATPG.
Themonitorsfor eachpropertydescribedhavebeenimplementedin synthe-
sizableVerilog RTL, andsynthesizedto thegatelevel. A simpletop level wrapper
modulewasgeneratedfor eachtarget,which instantiatesthe target aswell asthe
monitor. Thecharacteristicsof themonitorsandthesynthesistimesareshown in
Table6.2. Note that thesemonitorsneedto be generatedonly onceandcan be
usedfor bothof thetargetdesigns.Althoughthemonitorshavebeengeneratedfor
the currentwork, mostof thesemonitorsaregenericandcanbe reusedto check
propertiesof otherdesignsaswell.
A commercialATPG tool was usedto generatea test sequencetargeting
thestuck-atfault at theoutputof eachmonitor, which determinestheexistenceof
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a witnessor counterexampledependingon the property. The resultsof the test
generationfor bothof thetargetsarepresentedin Table6.2.
Table6.2: BoundedPropertyCheckingwith/withoutHDL Slicing
Monitor Generation TestGeneration
Property Comb. Seq. Time Test Property Time(secs)
Checked Gates Elem. (secs) Found? Valid? VIPER S VIPER
VP1 0 0 11.28 Yes Yes 15.5 1.0
VP2 1 0 12.09 Yes Yes 16.2 1.0
VP3 20 3 13.80 No Yes 33.1 1.9
VP4 19 3 13.51 Yes Yes 16.7 1.1
VP5 33 5 13.15 Yes Yes 16.1 1.1
VP6 3 3 12.46 No No 15.2 1.0
VP7 84 22 16.53 Yes No 41.1 2.9
VP8 58 23 18.13 Yes No 16.1 1.3
VP9 16 1 13.99 No Yes 15.5 0.9
Thetime(in CPUseconds)takenfor generatingthemonitorsfor eachprop-
erty andthe characteristicsof eachmonitor areshown in columns2-4. Testgen-
erationwasperformedusingthesemonitorscomposedwith theoriginal andsliced
designs.If a testis found(indicatedin column5 by a “Yes”,otherwisea “No”) for
the specifiedbound,column6 indicatesif the propertybeingchecked is valid or
not (indicatedin by a “Yes” or a “No”, respectively) for thatbound. The last two
columnsshow thetestgenerationtimes(in CPUseconds)usingtheoriginalandthe
sliceddesign.
In orderto checkfor thepropertyVP3 andavoid generatinga trivial coun-
terexample,it is necessaryto verify theexistenceof asequenceof inputsthatraises
anexception,andto verify thatthesystementersthehalt stateat leastonce.Prop-
ertiesVP1 andVP2 wereverified for this purpose.ThepropertyVP4 checksthe
validity of VP3 while allowing anexceptionto beraised.Thetestpatternthatwas
generatedshowedthatthis is indeedtrue,becausethesystementersthehalt state.
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Thenext logicalstepis to checkif it waspossiblefor thesystemto enterthe
halt stateandremainthereforever. ThepropertyVP5 checkedthis conditionfor a
boundof 25 andfoundthat it waspossible.PropertyVP6 wasverifiedto seeif it
waspossibleto comeout of thehalt statewithouthaving to resetthesystem.
ThepropertyVP7 checksif oneof theaddresslines(fetch,assignr, write a-
-ddr) is alwaysassigned.Thiswasachievedby checkingfor unboundedlivenessof
thecondition 
C$    Qm£|¤«ª!ª y§q§1egNK5  ª!ª¬¨ ]e Q  66[v . A 7-bit wide memory
registerwasusedto savethesetof valid prior statesandto checkagainstthecurrent
state.A testwasfoundfor thedualECTL propertyindicatingthat this propertyis
not valid.
PropertiesVP8 and VP9 verify a propertyof the type  
  in order to
demonstratetheapproachsuggestedin Section4. A testpatternwasgeneratedfor
VP8 which  is never asserted,andthis casewaseliminatedto producethe more
interestingpropertyVP9. Thesepropertiesareusefulto checkif thesystemcanhalt
only whenanillegal instructionis fetchedor whenanoverflow conditionoccurs.
All of the generatedtestpatternshave beenmanuallyverified againstthe
controlflow in thestatemachineto ensuretheir correctnessandvalidity. Notethat
thegeneratedslicesincludetheforwardslicesfrom theoutputsof theMUV, which
arenotnecessaryfor verificationasthetargetedfault is ontheoutput(gateencoding
the acceptingstate)of the monitor. The sizeof the slice, slicing andverification
timeswouldsignificantlychangeif thetool is suitablymodified.
The resultsshow a tremendousreductionin the time taken for property
checkingby applyingprogramslicing. The benefitsof both approaches[46, 50]
havebeensystematicallyincorporatedin theproposedmethodology.
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6.3 Symbolic Trajectory Evaluation
Symbolic TrajectoryEvaluation(STE) derives its strengthfrom threefactors: a
simplespecificationlanguage,a symbolicsimulationbasedmodelcheckingalgo-
rithm, and a quaternarycircuit model. The quaternaryabstractionof the circuit
assignseachnodewith a valuefrom the four possiblevalues - &/.10v. , . 4 2 , where
0 and1 representspecific,fully definedvalues(low andhigh voltages),, denotes
anunknown value(or absenceof information),and 4 indicatesanover-constrained
value[35].
Many realcircuitsdonotalwaysstartfrom aninitial state.Hence,any node
without a valueat a time in the antecedentis assumedto have an initial valueof
, . By doingso, themodelcheckingcomplexity is vastly reducedwith respectto
circuit representation[45]. In general,acircuit with 5 BooleannodeshasT h unique
states;thereforethereare T ?®­ combinationsof them.However, usingthequaternary
model,thereareonly ¯ h quaternaryassignments.
Theseperformanceimprovementsmake this techniqueapplicableto fairly
large designs. However, the BDD-basedrepresentationfor state-spacecangrow
exponentiallywith thesizeof theoperations,especiallyfor complex circuitssuchas
addersandmultipliers. Therefore,sequentialcircuit verificationneedshierarchical
methodologies,suchasHDL slicing, to reducethesizeof thetargetandmake the
verificationprocessfaster.
6.3.1 Forte Verification Framework
A robust framework hasevolvedfrom theVossverificationsystem[87], which in-
cludeda simulatorback-endanda languagefront-end. The front-endis a com-
piler/interpreterfor a small, fully-lazy (delayedevaluationbasedon necessity),
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meta-language(ML) with preciselydefinedsemantics.A specificationprogram
built in this languageis executedto build a simulationsequencethat completely
verifiesthe specification.The symbolicsimulatoris event-drivenandcanhandle
bothgate-level andswitch-level descriptions.
The Forte scripting languageis a strongly-typedfunctional language(FL)




Fortealsoincludesa graphicalinterfaceusingTcl/Tk for programmingand
debugging. It providesa nodebrowser, a waveformviewer anda circuit browser.
TheHDL sourcecodeis compiledinto a formal circuit modelandusesthegraph-
ical interfaceto displaycircuit structuresandwaveforms.TheSTEmodelchecker
automaticallyvalidatesa simple temporallogic formula for arbitrary inputs,and
computesanexactcharacterizationof thedisagreementif theformulais notuncon-
ditionally satisfied.
6.3.2 Verification Methodology
Direct applicationof the Forte-basedSTE verificationtool is impossibleon com-
pleteprocessordesigns,and thereforewould requirea hierarchicalapproachtar-
getingindividual modulesin the design. However, many modulesin a processor
aredesignedto work properlyonly undercertainenvironmentalconstraints.For
example,a decodermayrequirethat its inputsbelegal instructions,or a pipelined
executionunit mayrequireacertaindelaybetweenconsecutiveoperations.Captur-




casesplitting, have beenusedto verify complex designsusing the Forte frame-
work [88]. However, this approachrequiresa theoremprover to link thelow-level
proofs to the specificationat the chip-level. The HDL slicing methodologythat
wasproposedin Chapter2 extractstheseconstraintsfrom an RTL descriptionof
thesurroundingdesign.FACTOR achievesthis by staticallyanalyzingtheRTL to
identify therelevantstatementsandsignalswith respecto theMUV interface.The
generatedsynthesizableRTL descriptionof the surroundinglogic (performedhi-
erarchically, if necessary)implicitly describesthedesiredenvironmentconstraints.
Lemma2 shows that theprocesstraceof theslice is preservedwith respectto the
MUV interface,which implies that the simulationof the MUV using the sliced
designis equivalentto performingthesameusingtheoriginaldesign.
A previouslyverifiedmodule,with its STEassertionsdescribedwith respect




The floating-point(FP) adder-subtractorin Intel’s Pentium4 designis chosenas
the MUV for evaluatingthe effectivenessof the slicing methodology. It is one
of the many modulesembeddedwithin the FP cluster;the Pentium4 is logically
dividedinto six clusters[89]. TheadderperformsIEEE-compliantFPadditionand
subtractionat single, double,and extendedprecision. It supportsfour rounding
modes:towards0, towards °²± , towards³!± , andtowardsthenearestrealnumber
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representablein floating-pointformat.
ThePentium4 processorvalidationeffort wasthefirst projectof its kind at
Intel for which formal verificationwasusedon a large scale. However, formally
verifying evenat theclusterlevel wasbeyondthereachof thestate-of-the-arttools.
Therefore,theFP add submodulewasoriginally verifiedwith STEassertionswrit-
tenat an intermediatelevel within theFPcluster. Theseassertionsweresplit into
32 casesfor easierdebugging.
Thehigh-level designwasimplementedusingiHDL, aninternalIntel-clone
of theVHDL language.Thiswasnotsuitableto beusedwith FACTOR,whichwas
implementedto handleVerilog designs.Therefore,aninternaltranslatorwasused
to translatethe intermediate-level model to Verilog, which introducedsomebugs
(for assertionsin cases7 and8) thatwerecaughtby checkingwith thepreviously
describedassertions.Thismodelis sufficient for demonstratingtheslicingmethod-
ology, providedthat thesamebug-traceis producedwith theslicedmodel.This is
becausea bug-tracein thesymbolicdomaindescribesthecompletesetof failures
for thatassertion.
Forteoperateson an Intel-internalcompiledversionof theRTL code. The
sizeof theoriginal compiledmodelwas3858KB. FACTOR wasappliedto obtain
the constraintslice on the inputsandoutputsof the MUV. The original RTL de-
scriptionof theMUV wascombinedwith its constraintsliceandcompiledinto the
Intel-internalformat. Thesliceddesignreducedthetarget to 2965KB, which is a
23%reduction.Theslicedmodelwasusedto checkall of thepreviouslydescribed
assertions.TheCPUtimes(in seconds)for verificationof eachcaseusingtheorig-
inal andtheslicedmodelareshown in Table6.3.Theexperimentswereperformed
usinga1.5GHzPentium4 processorwith 1 GB RAM runningLinux.
A comparisonof theverificationrun timesrevealsthat theuseof thesliced
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Table6.3: CPUTimesfor STEwith/without HDL Slicing
Case Original Slice Speed-up Case Original Slice Speed-up
# (secs) (secs) # (secs) (secs)
01 2624.6 674.87 3.9 17 1069.67 256.2 4.2
02 2176.27 465.11 4.7 18 1431.31 310.86 3.6
03 2031.71 495.04 4.1 19 1886.65 367.93 5.1
04 2125.78 536.67 4.0 20 2404.24 490.95 4.9
05 2346.91 585.96 4.0 21 1685.77 324.51 5.2
06 2521.91 634.09 4.0 22 1408.51 228.47 6.2
07* 3835.92 1317.03 2.9 23 1632.04 281.47 5.8
08* 4585.92 982.79 4.7 24 2021.0 365.33 5.5
09 2406.41 633.27 3.8 25 2418.92 458.89 5.3
10 2173.76 575.23 3.8 26 2699.27 534.07 5.1
11 2054.84 527.37 2.9 27 3107.4 704.64 4.4
12 1864.63 490.22 3.8 28 692.81 209.39 3.3
13 2041.06 453.69 4.5 29 652.34 188.29 3.5
14 1735.96 483.96 3.6 30 922.51 239.17 3.9
15 587.33 181.48 3.2 31 1242.07 284.3 4.4
16 785.84 211.38 3.7 32 1658.46 341.88 4.9
* indicatescaseswherebugswerepresent.
designbringsdown theexecutiontimesby a significantamount.Thethird column
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Table6.3 shows that theuseof thesliceddesigninsteadof theoriginal de-
sign, resultedin speed-upsvarying from 3X to 6X. Note that theseresultsareob-
tainedwithoutusingany compileroptimizationsto eliminateredundantconstraints
in theRTL slice. Similarly, PIERswerenot usedsincethegoldenassertionshave
beenalreadydescribedwithoutusingthem.Theimprovementsin speedarearesult
of thereductionin sizesof theBDD nodesneededfor simulationdueto slicing. The
peakBDD sizesneededfor eachcaseof assertioncheckingusingboththeoriginal
andthesliceddesignsareshown in Figure6.3.
TheseresultsreinforcethefactthattheproposedHDL slicing methodology
is effective in reducingtheanalysistime of CAD toolson industrial-scalecircuits.
This improvementis in addition to the alreadyexisting structuralCOI reduction
presentin the STE framework. Forte computesall the nodesthat werespecified,
irrespectiveof whetheror not they arewithin theCOI of thenodesto betracedfor
checkingtheassertions.HDL slicingcouldbepotentiallyusedto identify thesetof
nodesto betracedfor eachassertion,andspeedupSTEfurther.
Verifying adesignrequiresshowing thatthecircuit exhibitscorrectbehavior
for all possibleinitial statesandinput sequences.This processis not only compu-
tationally intensive, but requiresthat any reduction/abstractiontechniquesdo not
loseany necessaryinformation. Therefore,many abstractionmechanismsrequire
that a counterexampletracebe simulatedon the original designto establishthat
it is a “true” negative. Additionally, they require inferencerules to remove the
chanceof “f alse”positives.Theproposedmethodologyeliminatesthenecessityfor
post-analysisof averificationeffort, sinceit retainsall thenecessaryenvironmental
constraintsfor aMUV in its original form.
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Many complex designsarehierarchical,sincetheuseof hierarchymakesthedesign
processeasier. Theproposedapproachutilizesthis inherenthierarchyin designsto
simplify thecomplexity of sequentialATPG,andusesit to derivetestsonindividual
modulesin the designusingexisting ATPG tools. The surroundinglogic of each
MUT hasbeendistilledto producetherelevantslicethatdefinestheATPGview for
theMUT.
Theproposedapproachformalizesandextendsapreviousapproach[14] that
exploits thehierarchyto simplify thegenerationof slices.This allows thereuseof
previously derived slices. The techniqueexploits the efficiency of netlist graph
traversalratherthanperforminga searchthroughtheSTG.An eleganttheoretical
foundationhasbeenproposedto useprogramslicing for HDLs, and its benefits
for testgenerationweredemonstrated.Themethodologywassuccessfullyimple-
mentedas a prototypetool FACTOR, which was effectively usedfor improving
thecoverageandtime takento generatetestpatternson Verilog designs.The tool
reducestheoverall testgenerationtime while alsoproviding valuableinsight into
thetestabilityof a design.Theresultsgeneratedusingthe tool show its capability
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to easetheATPGcomplexity, andoffersa systematicandsoundtechniquethat is
scalablefor largedesigns.
An ATPG-basedpropertycheckingapproachhasbeendescribedfor vali-
datingHDL designs.Theapproachfits well into thenormaldesignflow anddoes
not requireany significantmodificationsto thedesignto beverified.Thebasicap-




simulation. The resultsshow that ATPG-basedsearchtechniquesaresuperiorto
conventionalSAT-basedsearch,andis ableto dealwith muchlargerdesignsthan
is possiblewith SAT-basedapproaches.This is becauseATPG hasknowledgeof
the structuralinformation in the designunderverification,which is missingin a
SAT-basedapproach.A hybrid approachwhich combinesthe benefitsof the two
approachesuchastheoneproposedby Ganaietal. [79] mayoffer agoodsolution
to this problem.Theapproach,proposedin this dissertation,is ableto proveprop-
ertiesin designswith “real” artifactssuchastri-statebuffers,andcanbe inserted
seamlesslyinto the normal designflow, making it easyto apply to real designs.
However, theapproachneedsto beaugmentedby a strategy to checknestedprop-
erties.
The novel verificationapproachhasbeensuccessfullyintegratedwith the
proposedslicing methodologyto producea powerful techniqueto speedup design
verificationby severalordersof magnitude.Verificationrequiresonly thebackward
slicesof thesignalsusedto specifytheproperty, andFACTORcouldbepotentially
restrictedto generatethereslices. The slicing approachhasalso beensuccess-




The capability to incrementallyderive the constraintslicesandreusepre-
viously derived slicesopensa new approachfor efficient HDL analysisfor other





[1] M. L. BushnellandV. D. Agarwal. Essentialsof ElectronicTestingfor Digital,
MemoryandMixed-SignalVLSICircuits. Kluwer AcademicPublishers,2000.
[2] E. B. Eichelberger, E. Lindbloom, J. A. Waicukauski,and T. W. Williams.
StructuredLogic Testing. EnglewoodClif fs, New Jersey: Prentice-Hall,1991.
[3] V. D. Agarwal, C. R. Kime, andK. K. Saluja,“A Tutorial on Built-In-Self-
Test,Part 1: Principles,” IEEE Design& Testof Computers, Vol. 10, No. 1,
Mar. 1993,pp.73–82.
[4] V. D. Agarwal, C. R. Kime, andK. K. Saluja,“A Tutorial on Built-In-Self-
Test,Part 2: Principles,” IEEE Design& Testof Computers, Vol. 10, No. 2,
Jun.1993,pp.69–77.
[5] P. K. Nag, A. Gattiker, S. Wei, R. D. Blanton,andW. Maly, “Modeling the
Economicsof Testing:A DFT Perspective,” IEEEDesign& Testof Computers,
Vol. 19,No. 1, Jan.–Feb. 2002,pp.29–41.
[6] P. C. Maxwell andR. C. Aitken, “TestSetsandRejectRates:All Fault Cov-
eragesAre Not CreatedEqual,” IEEE Design& Testof Computers, Vol. 10,
No. 1, Mar. 1993,pp.42–51.
85
[7] M. Abramovici, M. A. Breuer, andA. D. Friedman.Digital SystemsTestingand
TestableDesign. Piscataway, New Jersey: IEEE Press,1994,Revisedprinting.





CircuitsandSystems, Vol. 15,No. 9, Sep.1996,pp.1144–1151.
[10] R. S. RamachandiniandD. E. Thomas,“Behavioral TestGenerationusing
MixedIntegerNon-linearprogramming,” Proc. InternationalTestConference,
Oct.1994,pp.958-967.
[11] P. Vishakantaiah,J.A. Abraham,andM. Abadir, “AutomaticTestKnowledge
Extractionfrom VHDL (ATKET),” Proc.DesignAutomationConference, Jun.
1992,pp.273-278.
[12] J.D. CalhounandF. Brglez,“A Framework andMethodfor HierarchicalTest
Generation,” Proc. InternationalTestConference, Sep.1989,pp.480–490.
[13] D. BhattacharyaandJ. P. Hayes,“A HierarchicalTestGenerationMethodol-
ogyfor Digital Circuits,” J. ElectronicTesting:TheoryandApplications, Vol. 1,
No. 2, May 1990,pp.103-123.
[14] R. S. Tupuri, “Hierarchical SequentialTest Generationfor Large Circuits,”
Ph.D.Dissertation, TheUniversityof Texasat Austin,May. 1999.
[15] M. Weiser, “ProgramSlicing,” IEEETrans.onSoftwareEngineering, Vol. SE-
10,No. 4, Jul.1984,pp.352–357.
86
[16] Y. Deng,S.Kothari,andY. Namara,“ProgramSliceBrowser,” Proc. Interna-
tional Workshopon ProgramComprehension, May 2001,pp.50–59.
[17] J.R. Lyle andK. B. Gallagher, “A ProgramDecompositionSchemewith Ap-
plicationsto SoftwareModification andTesting,” Proc. Hawaii International
Conferenceon SystemSciences, Vol. II, Jan.1989,pp.479–485.
[18] K. B. GallagherandJ. R. Lyle, “Using ProgramSlicing in SoftwareMainte-
nance,” IEEETrans.SoftwareEngineering, Vol. 17,No.8,Aug.1991,pp.751–
761.
[19] F. LanubileandG. Visaggio,“ExtractingReusableFunctionsby Flow Graph-
BasedProgramSlicing,” IEEE Trans.Software Engineering, Vol. 23, No. 4,
Apr. 1997,pp.246–259.
[20] J. Cheng,“Slicing ConcurrentPrograms- A Graph-TheoreticalApproach,”
Lecture Notesin ComputerScience, Automatedand Algorithmic Debugging,
May 1993,pp.223–240.
[21] M. NandaandS.Ramesh,“Slicing ConcurrentPrograms,” Proc.International
SymposiumonSoftwareTestingandAnalysis, 2000,pp.180–190.
[22] S. Ichinose,M. Iwaihara,andH. Yasuura,“ProgramSlicing on VHDL De-
scriptions and Its Evaluation,” IEICE Trans. Fundamentalsof Electronics,
Communicationsand ComputerScience, Vol. E81-A, No. 12, Dec. 1998,
pp.2585–2597.
[23] E. M. Clarke, M. Fujita, P. S. Rajan,T. Reps,S. Shankar, andT. Teitelbaum,
“ProgramSlicing of HardwareDescriptionLanguages,” Proc. Conferenceon
CorrectHardwareDesignandVerificationMethods, Sep.1999,pp.298-312.
87
[24] K. Roy andJ. A. Abraham,“High Level TestGenerationUsing DataFlow
Descriptions,” Proc. EuropeanDesign AutomationConference, Mar. 1990,
pp.480–484.
[25] C. H. Chen,C. Wu, andD. G. Saab,“AccessibilityAnalysison DataFlow
Graph:An Approachto DesignForTestability,” Proc.InternationalConference
onComputerDesign, Oct.1991,pp.463–466.
[26] S. Seshadriand M. S. Hsiao, “An Integrated Approach to Behavioral-
LevelDesign-For-TestabilityUsingValue-RangeandVariableTestabilityTech-
niques,” Proc. InternationalTestConference, Sep.1999,pp.858–867.
[27] A. Silburt, “FunctionalVerificationof Silicon Intensive Systems,” Proc. De-
signCon98On-ChipSystemDesignConference, Jan.1998.
[28] S. Kang and S. A. Szygenda, “The Simulation Automation Sys-
tem (SAS): Concepts,Implementation,andResults,” IEEE Trans.VLSI Sys-
tems, Vol. 2, Mar. 1994,pp.89–99.
[29] C.KernandM. Greenstreet,“FormalVerificationin HardwareDesign:A Sur-
vey,” ACM Trans. DesignAutomationof Electronic Systems, Vol. 4, No. 2,
Apr. 1999,pp.123–193.
[30] R. E. Bryant,“On theComplexity of VLSI ImplementationsandGraphRep-
resentationsof BooleanFunctionswith Applicationto IntegerMultiplication,”
IEEE Trans.Computers, Vol. 40,No. 2, Feb. 1991,pp.205–213.
[31] S.-Y. HuangandandK.-T. Cheng.Formal EquivalenceChecking andDesign
Debugging, Frontiersin ElectronicTesting,Vol. 12, Kluwer AcademicPub-
lishers,Jun.1998.
88
[32] R. S. Boyer and J. S. Moore. A ComputationalLogic Handbook. New
York: AcademicPress,1998.
[33] J.R. Burch,E. M. Clarke,K. L. McMillan, D. L. Dill, andJ.Hwang,“ Sym-
bolic Model Checking: 0& ?® StatesandBeyond,” Informationand Computa-
tion, Vol. 98,No. 2, , Jun.1992,pp.142–170.
[34] A. Aziz, “FormalMethodsin VLSI SystemDesign,” Ph.D.Dissertation, Uni-
versityof Californiaat Berkeley, May 1996.
[35] C.-J.H. SegerandR. E. Bryant,“FormalVerificationby SymbolicEvaluation
of Partially-OrderedTrajectories,” Formal Methodsin SystemDesign, Vol. 6,
No. 2, Mar. 1995,pp.147–189.
[36] A. Biere,A. Cimatti, E. M. Clarke, andY. Zhu, “Symbolic Model Checking
without BDDs,” Tools and Algorithmsfor the Analysisand Constructionof
Systems, Mar. 1999,pp.193–207.
[37] D. Du, J. Gu, andP. M. Pardalos.SatisfiabilityProblem: Theoryand Appli-
cations. DIMACS Seriesin DiscreteMathematicsandTheoreticalComputer
Science,AmericanMathematicalSociety, Vol. 35,1997.
[38] F. Copty, L. Fix, R. Fraer, E. Giunchiglia,G. Kamhi,A. Tacchella,andM. Y.
Vardi, “Benefitsof BoundedModel Checkingat an IndustrialSetting,” Proc.
Computer-AidedVerification, Jul.2001,pp.436–453.
[39] J. Baumgartner, A. Kuehlmann,and J. Abraham,“Property Checkingvia
StructuralAnalysis,” Proc. Computer-AidedVerification, Jul. 2002,pp. 151–
165.
89
[40] V. Boppana,S.P. Rajan,K. Takayama,andM. Fujita,“Model CheckingBased
onSequentialATPG,” Proc.Computer-AidedVerification, Jul.99,pp.418–429.
[41] C.-Y. HuangandK.-T. Cheng,“Using Word-Level ATPGandModularArith-
meticConstraint-SolvingTechniquesfor AssertionPropertyChecking,” IEEE
Trans.Computer-Aided Designof Integrated Circuits and Systems, Vol. 20,
No. 3, Mar. 2001,pp.381–391.
[42] M. HsiaoandJ. Jain,“PracticalUseof SequentialATPG for Model Check-
ing: GoingtheExtraMile DoesPay Off,” Proc.High-Level DesignValidation
andTestWorkshop, Nov. 2001,pp.39–44.
[43] S.Sheng,K. Takayama,andM. S.Hsiao,“EffectiveSafetyPropertyChecking
UsingSimulation-BasedSequentialATPG,” Proc.DesignAutomationConfer-
ence, Jun.2002,pp.813–818.
[44] R. E. Bryant,“Graph-BasedAlgorithmsfor BooleanFunctionManipulation,”
IEEE Trans.Computers, Vol. C-35,No. 8, Aug. 1986,pp.677–691.
[45] J. Yang, C.-J. H. Seger, “Introduction to GeneralizedSymbolic Trajectory
Evaluation,” Proc. InternationalConferenceon ComputerDesign, Sep.2001,
pp.360–367.
[46] J. A. Abraham,V. M. Vedula,andD. G. Saab“Verifying PropertiesUsing
SequentialATPG,” Proc. InternationalTestConference, Oct. 2002,pp. 194–
202.
[47] A. V. Aho, R.Sethi,andJ.D. Ullman.Compilers: Principles,Techniques,and
Tools. Reading,Massachusetts:Addison-Wesley, 1986.
90
[48] G. A. Venkatesh,“The SemanticApproachto ProgramSlicing,” Proc. ACM
ConferenceonProgrammingLanguageDesignandImplementation, Jun.1991,
pp.107–119.
[49] V. M. Vedula,J.A. Abraham,andJ.Bhadra,“ProgramSlicingfor Hierarchical
TestGeneration,” Proc.VLSITestSymposium, Apr. 2002,pp.237–243.
[50] V. M. Vedula,J. A. Abraham,J. Bhadra,andR. S. Tupuri, “A Hierarchical
TestGenerationApproachUsingProgramSlicingTechniquesonHardwareDe-
scriptionLanguages”,J. Electronic Testing:TheoryandApplications, Vol. 19,
No. 2, Apr. 2003,pp.149-160.
[51] H. Garavel andM. Sighireanu,“A GraphicalParallel CompositionOperator
for ProcessAlgebras,” Proc. Joint International Conferenceon Formal De-
scription Techniquesfor DistributedSystemsand CommunicationProtocols,
andProtocolSpecification,Testing, andVerification, Oct.1999,pp.185–202.
[52] V. M. Vedulaand J. A. Abraham,“A Novel Methodologyfor Hierarchical
TestGenerationusingFunctionalConstraintComposition,” Proc.International
High-LevelDesignValidationandTestWorkshop, Nov. 2000,pp.9–14.
[53] V. M. VedulaandJ.A. Abraham,“FACTOR:A HierarchicalMethodologyfor
FunctionalTestGenerationandTestabilityAnalysis,” Proc.DesignAutomation
andTestin Europe, Mar. 2002,pp.730–734.
[54] A.J. van de Goor. TestingSemiconductorMemories: Theoryand Practice.
Chichester, U.K.: JohnWiley & Sons,1991.
[55] D. Brahmeand J. A. Abraham,“Functional Testing of Microprocessors,”
IEEE Trans.on Computers, Vol. 33,No 6, Jun.1984,pp.475–485.
91
[56] C. Calamvokis, “v2html: Rough Verilog Parser, Ver. 6.0,”
http://www.burbleland.com/v2html/rvp.html.
[57] J. K. Huggins and D. V. Campenhout,“Specificationand Verification of
Pipeliningin theARM2 RISCMicroprocessor,” ACM Trans.DesignAutoma-
tion of ElectronicSystems, Vol. 3, No. 4, Oct.1998,pp.563–580.
[58] E. A. Emerson,“TemporalandModalLogic,” Handbookof TheoreticalCom-
puterScience, Vol. B, 1990,pp.995-1072.
[59] L. Lamport, “Proving the Correctnessof MultiprocessPrograms,” IEEE
Trans.SoftwareEngineering, Vol. SE-3,No. 2, Mar. 1977,pp.124–143.
[60] A. Pnueli, “The TemporalSemanticsof ConcurrentPrograms,” Theoretical
ComputerScience, Vol. 13,No. 1, Jan.1981,pp.45–60.
[61] E. Clarke, E. A. Emerson,and A. Sistla, “Automatic Verification of Finite
StateConcurrentSystemsUsingTemporalLogic Specifications,” ACM Trans.
ProgrammingLanguagesandSystems, Vol. 8, No. 2, 1986,pp.244–263.
[62] E. M. Clarke,O. Grumberg, andD. Peled.ModelChecking. MIT Press,2000.
[63] K. L. McMillan. SymbolicModel Checking. Kluwer AcademicPublishers,
1993.
[64] J.D. BinghamandA. J.Hu, “Semi-FormalBoundedModelChecking,” Proc.
Computer-AidedVerification, Jul.2002,pp.280–294.
[65] W. C. Carter, W. H. Joyner, Jr., andD. Brand,“Symbolic Simulationfor Cor-
rect MachineDesign,” Proc. DesignAutomationConference, 1979,pp. 280-
286.
92
[66] A. Jain,“FormalHardwareVerificationby SymbolicTrajectoryEvaluation,”
Ph.D.Dissertation, Carnegie-MellonUniversity, July1997.
[67] K. T. Cheng and A. Krstic, “Current Directions in Automatic Test-
Generation,” IEEEComputer, Vol. 32,No. 11,Nov. 1999,pp.58–64.
[68] G. Parthasarathy, C.-Y. Huang,andK.-T. Cheng,“An Analysisof ATPGand
SAT Algorithmsfor FormalVerification,” Proc.High-Level DesignValidation
andTestWorkshop, Nov. 2001,pp.177–182.
[69] E.M. Clarke,O.Grumberg, andH. Hamaguchi,“AnotherLook atLTL Model
Checking,” J. Formal Methodsin SystemDesign, Vol. 10, No. 1, Feb. 1997,
pp.57–71.
[70] MentorGraphicsCorporation,http://www.mentor.com/dft/scan.html#flex
[71] W. -T. Cheng,”The BACK Algorithm For SequentialTestGeneration,” Proc.
InternationalConferenceon ComputerDesign, Aug. 1988,pp.66–69.
[72] CadenceBerkeley Laboratories,
http://www-cad.eecs.berkeley.edu/À kenmcmil/smv/
[73] M. R. Garey andD. S.Johnson.Computers andIntractability. New York: W.
H. FreemanandCo.,1979.
[74] O. H. IbarraandS. K. Sahni,“Polynomial CompleteFault DetectionProb-
lems,” IEEE Trans.Computers, Vol. C-24,No. 3, Mar. 1975,pp.242-249.
[75] M. Davis andH. Putnam,“A ComputingProcedurefor QuantificationThe-
ory,” J. ACM, Vol. 7, No. 3, 1960,pp.201–215.
93
[76] R. Zabih andD. A. McAllester, “A RearrangementSearchStrategy for De-
terminingPropositionalSatisfiability,” Proc.NationalConferenceon Artificial
Intelligence, 1988,pp.155–160.
[77] J. M. Silva and K. A. Sakallah, “GRASP-A New SearchAlgorithm for
Satisfiability,” Proc. International Conference on Computer-Aided Design,
Nov. 1996,pp.220–227.
[78] M. Moskewicz, C. Madigan,Y. Zhao,L. Zhang,andS. Malik, “Chaff: En-
gineeringan Efficient SAT Solver”, Proc. Design AutomationConference,
Jun.2001,pp.530–535.
[79] M. K. Ganai, L. Zhang, P. Ashar, A. Gupta, and S. Malik, “Combining
Strengthsof Circuit-basedandCNF-basedAlgorithmsfor aHigh-Performance
SAT Solver,” Proc.DesignAutomationConference, Jun.2002,pp.747–750.
[80] D. G. Saab,J. A. Abraham,andV. M. Vedula,“Formal VerificationUsing
BoundedModel Checking:SAT versusSequentialATPG Engines,” Proc. In-
ternationalConferenceon VLSIDesign, Jan.2003.To appear.
[81] T. A. Henzinger, S.Qadeer, andS.K. Rajamani,“YouAssume,WeGuarantee:
MethodologyandCaseStudies,” Proc.Computer-AidedVerification, Jul.1998,
pp.440–451.
[82] O. Grumberg and E. Long, “CompositionalModel Checkingand Modular
Verification,” Trans. ProgrammingLanguages and Systems, Vol. 16, No. 3,
May 1994,pp.843–871.
94
[83] R. Jhala and K. L. McMillan, “MicroarchitectureVerification by Com-
positional Model Checking,” Proc. Computer-Aided Verification, Jul. 2001,
pp.396–410.
[84] T. Nakata,S.Kowatari,H. Iwashita,andKoichiroTakayama,“Techniquesfor
Effectively Applying Model Checkingto DesignProjects,” Fujitsu Scientific
andTechnical Journal, Jun.2000,Vol. 36,No. 1, pp.9–16.
[85] T. E. Marchok,A. El-Maleh, W. Maly, andJ. Rajski, “A Complexity Anal-
ysisof SequentialATPG,” IEEE Trans.Computer-AidedDesignof Integrated
CircuitsandSystems, Vol. 15,No. 11,Nov. 1996,pp.1409–1423.
[86] W. J. Culler. “ImplementingSafetyCritical Systems:TheVIPER Micropro-
cessor,” Kluwer AcademicPublishers,1987.
[87] C.-J.H. Seger, “Voss- A FormalVerificationSystem,User’s Guide,” Techni-
cal ReportTR-93-45, Universityof British Columbia,1993.
[88] R. Kaivola and N. Narasimhan,“Formal Verification of the Pentium 4
Floating-Point Multiplier,” Proc. Design Automation and Test in Europe,
Mar. 2002,pp.20–27.
[89] G. Hinton, D. Sager, M. Upton, D. Boggs,D. Carmean,A. Kyker, and P.




VivekanandaMurth y Vedulawasbornin Visakhapatnam,AndhraPradesh,India
onJanuary, thetwelfth in theyear1975,thesonof RatnaandRamaMurthy Vedula.
He receivedhis Bachelorof Technologydegreein ChemicalEngineeringfrom the
Indian Instituteof Technology, Madrasin 1996. Thereafter, he joined the gradu-
ateprogramin PetroleumEngineeringat TheUniversityof Texasat Austin, anda
yearlater changedhis major to ElectricalandComputerEngineeringat the same
University. He received theMasterof Sciencedegreein ElectricalandComputer
Engineeringin 1998,andcontinuedto pursuea Ph.D.degreein the samedepart-
ment.Duringhisgraduatestudies,heinternedatvarioussemiconductorcompanies
suchasAdvancedMicro Devicesin Austin,TX, NationalSemiconductorin Santa
Clara,CA, andIntel Corporationin Austin,TX.
PermanentAddress:F-304,SoundaryalahariApts.,
Lawson’sBay Colony, Visakhapatnam- 530017
INDIA
96
